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SOMMARIO 
Il consumo di potenza rappresenta l’indicatore chiave delle performance di recenti 
applicazioni portatili, come dispositivi medici impiantabili o tag RFID passivi, allo 
scopo di aumentare, rispettivamente, i tempi di funzionamento o i range operativi. 
La riduzione della tensione di alimentazione si è dimostrata l’approccio migliore per 
ridurre il consumo di potenza dei sistemi digitali integrati. Al fine di tenere il passo 
con la riduzione delle tensioni di alimentazione, anche le sezioni analogiche dei 
sistemi mixed signal devono essere in grado di funzionare con livelli di tensione 
molto bassi. Di conseguenza, sono richieste nuove metodologie di progettazione 
analogica e configurazioni circuitali innovative in grado di lavorare con tensioni di 
alimentazioni bassissime, dissipando una potenza estremamente bassa. Il regime 
di funzionamento sottosoglia consente di ridurre notevolmente le tensioni 
applicabili ai dispositivi ed si contraddistingue per i livelli di corrente molto bassi, 
rispetto al ben noto funzionamento in forte inversione. Queste due caratteristiche 
sono state sfruttate nella realizzazione di moduli analogici di base ultra low voltage, 
low power. 
Tre nuove architetture di riferimenti di tensione, che lavorano con tutti i transistor 
polarizzati in regime sottosoglia, sono stati fabbricati in tecnologia CMOS 0.18 μm. 
I tre circuiti si basano sullo stesso principio di funzionamento per compensare gli 
effetti della variazione della temperatura sulla tensione di riferimento generata. 
Tramite il principio di funzionamento proposto, la tensione di riferimento può essere 
approssimata con la differenza delle tensioni di soglia, a temperatura ambiente, dei 
transistor. Misure sperimentali sono state effettuate su set con più di 30 campioni 
per ogni configurazione circuitale. Una dettagliata analisi statistica ha dimostrato 
un consumo medio di potenza che va da pochi nano watt a poche decine di nano 
watt, mentre la minima tensione di alimentazione, raggiunta da una delle tre 
configurazioni, è di soli 0.45 V. Le tensioni di riferimento generate sono molto 
precise rispetto alle variazioni della temperatura e della tensione di alimentazione, 
infatti sono stati ottenuti coefficienti di temperatura e line sensitivity medi a partire 
rispettivamente da 165 ppm/°C e 0.065 %/V. 
Inoltre, è stata trattata anche la progettazione di amplificatori ultra low voltage, low 
power. Sono state illustrate linee guida dettagliate per la progettazione di 
amplificatori sottosoglia e le stesse sono state applicate per la realizzazione di un 
amplificatore a due stadi, con compensazione di Miller, funzionante con una 
tensione di alimentazione di 0.5 V. I risultati sperimentali dell’op-amp proposto, 
fabbricato in tecnologia CMOS 0.18 μm, hanno mostrato un guadagno DC ad 
anello aperto di 70 dB, un prodotto banda-guadagno di 18 kHz ed un consumo di 
potenza di soli 75 nW. I risultati delle misure sperimentali dimostrano che gli 
amplificatori operazionali in sottosoglia rappresentano una soluzione molto 
interessante nella realizzazione di applicazioni efficienti in termini energetici per gli 
attuali sistemi elettronici portatili. Dal confronto con amplificatori ultra low power, 
low voltage presenti in letteratura, si evince che la soluzione proposta offre un 
miglior compromesso tra velocità, potenza dissipata e capacità di carico. 
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ABSTRACT 
Power consumption is the key performance indicator of emerging portable 
applications such as implantable medical devices or passive RFIDs, in order to 
increase their battery autonomy or operating range, respectively. Supply voltage 
reduction has proven to be the best approach to reduce power consumption in 
integrated digital systems. In order to keep pace with supply voltage reduction, also 
analog sections of mixed signal systems should be able to operate with very low 
voltage levels. Therefore, innovative analog design methodologies and circuit 
configurations to be operated at very low supply voltages, while dissipating 
extremely low power, are required. Subthreshold regime allows a remarkable 
reduction of the supply voltages and is characterized by very low current levels, 
when compared to the well known strong inversion operation. Those two features 
have been exploited in the implementation of ultra low power, low voltage analog 
subsystems.  
Three novel voltage reference architectures, operating with all transistors biased in 
weak inversion, were fabricated with a 0.18 μm CMOS technology. The three 
circuits are based on the same operating principle to compensate temperature 
variation effects on the generated voltage. By means of the proposed operating 
principle, the reference voltage can be approximated by the difference of transistor 
threshold voltages at room temperature. Measurements were carried out over sets 
of more than 30 samples per each circuit configuration. Detailed statistical analysis 
showed an average power consumption ranging from few nanowatts to few tens of 
nanowatts, while the minimum supply voltage, achieved by one of the three 
configurations, is just 0.45 V. The generated reference voltages are very accurate 
versus temperature and supply voltage variations, indeed, mean temperature 
coefficients as low as 165 ppm/°C and line sensitivities as low as  0.065 %/V were 
obtained. 
Furthermore, the design of ultra low voltage, low power amplifier was also covered. 
Detailed subthreshold design guidelines of op-amps were provided and applied to 
the implementation of a 0.5-V two-stage Miller-compensated amplifier. 
Experimental results of the proposed op-amp fabricated with a 0.18 μm CMOS 
process showed a DC open loop gain of 70dB, a gain-bandwidth product of 18 kHz 
and a power dissipation of just 75 nW. Such results demonstrate that subthreshold 
op-amps are a very attractive solution to implement sub-1 V energy-efficient 
applications for modern portable electronic systems. A comparative analysis with 
low-voltage, low-power op-amp designs available in the literature highlighted that 
the proposed solution represents a better trade-off among speed, power and load 
capacitance. 
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1. INTRODUCTION 
1.1. Low-power electronics 
In recent years the Electronics Market has been experiencing an impressive 
increase in demand for battery operated equipments. Moreover, very low-power 
applications, like portable medical devices or microsensor nodes, represent a 
rapidly growing niche of such market segment. For this category of products, low 
power is the main requirement, and other key parameters, such as speed and/or 
dynamic range, might have to be sacrificed. Indeed, power consumption reduction 
is the most common way to extend battery lifetime, in order to reduce recharging or 
replacements, that are often costly and/or difficult to perform. For example, sensors 
for flow-rates monitoring in oil pipelines [1], sensors used in heating, ventilation and 
air conditioning (HVAC) systems [2] or those used to measure a building’s 
structural integrity during an earthquake [3], are often inaccessible and battery 
replacement could require infrastructure disassembling. Moreover, considering 
implanted medical devices, the battery replacement is not only costly but requires 
invasive surgery and remote charging would require high-power density that could 
cause tissue heating and damage [4]. Very often, in such applications, energy 
harvesting systems, that can further extend battery lifetime, are provided [5].  
Nevertheless, power reduction issues became also crucial in applications like 
mobile phones and PDAs, that require high performance for limited periods of time 
and then spend most of the remaining time doing non-performance-critical tasks. 
The growing relative costs of power supplies are leading to an increasing demand 
for low power design techniques. In [6] the Ultra-Dynamic Voltage Scaling (UDVS) 
[7] was suggested as power management solution in mobile phones, since they 
often operate in a near-idle fashion waiting for input from the user or the wireless 
link. Thanks to the UDVS technique, a circuit can operate at 
high-voltage/high-frequency during performance-critical applications and at 
subthreshold/low-frequency during energy-constrained applications. 
Moreover, relentless technology scaling recently gave rise to a set of reliability 
problems in circuits that traditionally are driven almost solely by performance 
constraints. These problems made power consumption an important design issue. 
Excessive power consumption in high performance VLSI-based systems causes 
self-heating, i.e. the chip temperature increases and device reliability and system 
performance are consequently degraded. Therefore, expensive cooling packages 
are required for safe operation and more and more expensive batteries are needed 
in order to ensure enough lifetime of high performance portable systems, such as 
laptops.  
The growing interest towards low-power electronics is also testified by the ORTC’s 
(Overall Roadmap Technology Characteristics) tables [8] of the International 
Technology Roadmap fo Semiconductor, where specific power supply and power 
dissipation requirements for low-operating-power systems are specified. Moreover, 
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in the “ITRS Design and System Drivers” of the ITRS 2010 update, a key message 
is: 
 
“… power consumption has become the key technical parameter that controls 
feasible semiconductor scaling. As a result, the device roadmap has become 
power-driven, and frequency is being pushed to a flat trend.” 
 
As a consequence, energy-constrained design methodologies are gaining more 
and more attention in the electronic research field. Subthreshold (or weak 
inversion) design has become very popular nowadays in Ultra Low-Power design 
techniques. Although subthreshold operation was first applied more than 30 years 
ago to limit the power consumption of integrated circuits within electronic watches, 
it is recently extending to a larger market, mostly because of the relentless supply 
voltage scaling of integrated circuits. Indeed, supply voltage reduction is the main 
means for power reduction in digital circuits, leading to operate devices with 
voltages well below their threshold (Vth). 
However, voltage downscaling and weak inversion operation pose several 
challenges to designers. Indeed, apart from the expected performance 
degradation, the most important problem they have to face is the high sensitivity to 
temperature variations and process variability. Moreover, considering the ever 
increasing need for high integration that is pushing towards mixed-signal SoCs, 
analog subsections are also supposed to operate, in the near future, with 
decreasing supply voltages, e.g. under 1 V. In that case, only few procedures for 
subthreshold analog design have been proposed [9]. 
Nevertheless, weak inversion operation allows power savings around 10x or 100x 
compared with strong inversion operation. In the following paragraphs a survey of 
applications for which energy consumption is the key performance indicator is 
presented. 
1.2. Energy-constrained systems 
1.2.1. Radio Frequency IDentification (RFID) transponders 
Radio Frequency IDentification is a technology that exploits RF signals to 
exchange data between a reader and an electronic tag, for purpose of identification 
and tracking. RFID tags are relatively small and cheap. They are, usually, attached 
to the objects to be automatically identified. The RFID technology was originally 
proposed as a replacement of barcodes and smart cards whereas, nowadays, its 
area of application is growing increasingly: supply chain management, access 
control to buildings, public transportation and open-air events, airport baggage, 
animal identification, express parcel logistics, and many more. To meet the 
requirements of such applications an RFID systems must have several specific 
features, among them the most important are extreme low power and low cost. 
Identification information is stored within the silicon chip included in the RFID 
transponder. Therefore, it can be identified in a unique way by an identification 
code. Basically, the silicon chip can store a large amount of information that can be 
read and written wirelessly at a distance of up to several meters. Typically, tags are 
grouped in two main categories, depending on the presence or the absence of an 
autonomous power source on board. They are defined “active” if they require an 
on-board battery to supply all or part (in that case they are called semi-passive) of 
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the power required by the transponder for transmission and data processing. A 
“passive” RFID tag, instead, does not have an on-board battery, thus the 
transponder is supplied by rectifying the RF power transmitted by the reader. In 
particular, a fraction of such power is employed by the tag to communicate with the 
reader by modulating the impedance that the reader sees. It follows that passive 
devices are usually smaller and their lifetime is not limited by energy, although their 
available power budget is very limited. 
RFID transponders design is definitely power-driven. Reducing power consumption 
would benefit both types of tags. For active tags, minimizing the power dissipation 
leads to longer battery lifetimes. For passive tags, instead, the power is 
constrained by the ability to utilize the converted energy from the built-in antenna. If 
the power dissipation can be reduced, then the distance between the reader and 
the tag can increase since less transmitted power has to reach the tag. As an 
example of an RFID transponder architecture, the one of the passive transponder 
IC fabricated in [10] is shown in Fig. 1.1, 
 
The nature of the antenna varies accordingly to the coupling method adopted in the 
RFID system. In the case of inductive coupling the antenna is a coil, inductive 
coupling systems operate at frequencies around 135 kHz or 13.56 MHz achieving 
operating ranges smaller than 1 m. In electromagnetic coupled RFID systems, the 
coupling element is an antenna, which typically is a dipole or a patch antenna. 
They usually exploit an electromagnetic coupling in the UHF (868 MHz in Europe 
and 916 MHz in USA) or wave range (2.45 GHz or 5.8 GHz). Such systems can 
reach an operating range of few meters, in the case of passive transponder, and 
larger than 15 m, in the case of active transponder. The voltage multiplier converts 
a part of the incoming RF signal power to DC for a voltage regulator (e.g. [11]) 
which provide a stable power supply for all active circuits on the chip. The average 
input impedance of the voltage multiplier should be power matched with the 
antenna in order to reduce losses. The demodulator converts the pulse-width-
modulated input signal to digital data and generates a synchronous system clock. 
The control logic handles the received data that can be written or read. A charge 
pump circuit is provided to obtain suitable voltage levels for EEPROM 
programming. The modulator then converts data from the control logic to changes 
in the input impedance using a MOS varactor.. The logic circuitry handles the 
protocol, including anticollision features, cyclic redundancy checks (CRC) checks, 
 
Fig. 1.1 – Block diagram of a passive RFID tag 
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error handling, enabling and disabling of analog circuits (power down, standby, 
power up), etc.. 
Further improvements in RFID systems in order to increase the operating range 
and/or battery lifetime can be achieved both at system level, e.g. by a proper 
choice of modulation technique, and at circuit level, by developing extreme low 
voltage, low power design methodologies. 
1.2.2. Wireless Sensor Networks (WSNs) 
A WSN consists of a large number (from tens to thousands) of spatially distributed 
autonomous sensors (nodes) that monitor physical quantities and/or environmental 
conditions, like temperature, sound, acceleration, vibration and strain, pressure, 
pollutants, etc., and cooperatively through the network to a main location. Such 
sensors have existed for decades but they have never been widely deployed as in 
recent years, because they needed wires to provide power and carry data. 
Nowadays, thanks to the miniaturization of electronics and improvements in battery 
and radio technology, each node in a WSN is self powered (i.e. battery operated) 
and can share the collected and/or processed information through the a series of 
wireless links between nodes. Specific features of interest to the end-user can be 
extracted from the collection of data gathered by several nodes.  
First applications of WSNs were proposed in the military field, such as battlefield 
surveillance. Today more civilian applications are envisaged ranging from industrial 
to consumer applications such as: environment and habitat monitoring, industrial 
process monitoring and control, healthcare applications, home automation, traffic 
control, structural monitoring and automotive sensing. 
In [12] a survey of WSNs for structural monitoring is presented, evidencing how 
wireless sensors can be added to existing structures much more easily, quickly and 
cheaply than wired sensors. A network of 64 wireless sensors has been installed 
on the Golden Gate Bridge in San Francisco to monitor vibrations. In the 
anchorage chamber of the Humber Bridge in East Yorkshire (England), humidity 
sensors helped maintenance, since steel struts must be kept dry. A straightforward 
example of how WSNs works in structural monitoring in constructions like 
buildings, tunnels or bridges, can be found in Fig. 1.2 ([12]).  
Getting WSNs to work reliably and for a long time in similar environments presents 
several challenges. Generally, wireless sensors benefit from long device lifetimes, 
reduced costs and small size. Low power and energy harvesting from the 
environment increase the time before energy stored on-sensor is depleted. 
Performance requirements of sensor nodes are quite low, the rate at which data 
change, for example, for environmental or health monitoring, is of the order or 
seconds to minutes.  
The block diagram of a wireless sensor [13] is shown in Fig. 1.3, where power 
consumption is the key parameter of each component. The analog front end 
interfaces the sensors (of temperature, pressure, humidity, etc.) with the internal 
blocks. Usually this first stage consists of an LNA providing adequate gain and 
drive strength for subsequent circuits while maintaining a high SNR. The low output 
rates of sensors allowed ultra low power amplifier design with devices operated in 
weak inversion. In [14] a 3.5 W LNA for amplifying low frequency (<300 Hz) 
electroencephalographic signals from electrodes placed on the scalp, is presented. 
After the amplification stage the sensor signals can be converted to digital, 
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Fig. 1.2 – Example of WSNs for structural monitoring 
 
Fig. 1.3 – Architecture of a wireless node  
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so they can be processed, stored and transmitted. Microwatts successive 
approximations register (SAR) ADCs have been designed for sensor environments 
[15], [16]. Voltage scaling is the most effective way of reducing energy 
consumption in processors as well as in memories. Notwithstanding, designers 
must face to increased latency and susceptibility to process variations that, for 
example, are much more critical in subthreshold operated devices than in those 
operated in strong inversion. Wireless communication is achieved by means of RF 
transmission. Nowadays, even the most energy efficient transceiver standards in 
commerce, i.e. ZigBee, WiFi or Bluetooth, have power consumptions in the order of 
tens of mW that is not acceptable for a typical wireless sensor. Again, due to low 
bandwidth, weak inversion operation and voltage scaling can help to dramatically 
reduce power consumption as in the case of the 0.5 V receiver presented in [17]. 
Network nodes require supply voltage ranging from 400 mV (for subthreshold 
operated modules) to 1.2 V (transmission modules). Since Lithium (3.3 V – 4.2 V), 
zinc-air (1.5 V) and alkaline (1.5 V) batteries are very common, dc-to-dc converting 
power electronics are needed. Linear regulators are often employed to create an 
output supply in ultra low-power applications [11]. Linear regulators buffer the 
output of a voltage reference that, generally, consists of a Bandgap Reference 
(BGR). Unfortunately BGRs tend to have W power consumption that could 
exceed the power budget of low-power sensor nodes. Nevertheless, CMOS 
voltage reference circuits with nA current levels and sub-1 V supply voltages have 
been developed [18], [19]. Switched capacitor networks or buck down-converters 
might also be used, compared to linear regulators they offer better power 
efficiencies but are noisier, unless the switching frequency of the network is very 
high. Finally, energy-harvesting systems, such as photovoltaic solar diodes or 
thermocouples, can be employed to recharge batteries for longer sensor lifetime. 
It follows that each component of the architecture should be designed to achieve 
robust ultra low power operation in order to allow long battery lifetime (e.g. > 1 
year). 
1.2.3. Implantable medical devices 
Implanted Medical Devices (IMDs) are an emerging class of medical devices for 
continuously measuring internal health status and physiological signals [20]. 
Generally their purpose is to constantly monitor health parameters impossible to 
 
Fig. 1.4 – Millimeter scale ultra low power sensor 
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monitor externally, like intraocular pressure in glaucoma patients [21]. Others IMDs 
uses the collected measurements as trigger for physiological interventions that 
prevent impending adverse events (e.g. epileptic seizures [22]) and for physical 
assistance (e.g. brain-controlled motor prosthetics [23]). The latter is also the case 
of the well known systems for arrhythmias detection and heartbeat correction, such 
as peacemakers and Implanted Cardioverter Defribillators.  
Given their implantable nature these devices face severe size constraints and need 
to communicate and receive power wirelessly. Moreover, power consumption 
reduction is also crucial: early hearing aid systems dissipated few tens of mW [24], 
nowadays the power budget of an IMD does not exceed 500 nW [13] as in the 
case of the intraocular pressure monitoring sensor [13], shown in Fig. 1.4, 
assembled with energy harvesting elements and an RF antenna for data 
transmission. 
Thus it is evident that IMDs are another compelling platform showing the need for 
innovative low-energy techniques in order to extend battery lifetime, thus reducing 
interventions for their replacement. 
1.2.4. Ultra low-power VLSI systems 
Most portable electronics used for consumer applications require a low power DSP 
or MCU. In that case adequate performance during active functioning is as 
important as low power consumption. In a variety of applications, for example, the 
Texas Instruments (TI) MSP430 family has been used for portable measurement, 
metering and instrumentation. Such MCU has a current consumption in active 
mode of 330 A at 1 MHz with a 2.2 V supply voltage, while in standby mode it 
only dissipates 1.1 A. It has been used in the SHIMMER wearable sensor 
platform [25] along with a CC2420 IEEE 802.15.4 radio, a triaxial accelerometer 
and a rechargeable Li-polymer battery. The total device power budget is 60 mW 
when active and a few W in sleep mode, whereas the device lifetime varies from 
hours to days, depending on the application duty cycle. 
There are many other applications that take advantage of a wide range of 
performance needs to reduce energy consumption and extend the system lifetime 
(mobile phones, PDAs, laptops, etc.). They should minimize energy when in 
standby or sleep modes and maximize performance when in high activity modes. 
Ultra low power techniques, many of them based on the subthreshold operation 
mode, are also used in such applications [7]. 
1.3. Low-power design 
Even though with the advent of the transistor and, later on, the coming of the 
integrated circuits, greater emphasis was placed on performance and 
miniaturization issues, nonetheless power dissipation was not completely ignored. 
Actually, battery operated equipments, such as pocket calculators, implantable 
peacemakers, hearing aids and, most importantly, wristwatches, drove low power 
electronics. As a consequence, power requirements become one of the most 
critical concerns in the evolution of microelectronic technology. In order to continue 
to improve the performance and to integrate more and more functionalities within 
chips, feature size had to shrink accordingly. As a result, the magnitude of power 
per unit area has kept growing and the associated problem of heat removal and 
cooling has kept getting worse. Even with the scaling down of supply voltage, 
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power dissipation has not decreased since higher levels of integration also allows 
for more functionalities. Moreover, in the last years, energy-constrained 
applications, like those shown in the previous paragraphs, have been emerging 
which require new design techniques to achieve longer lifetimes. 
1.3.1. Sources of energy dissipation in VLSI CMOS circuits 
As long as power consumption of VLSI systems is concerned, it is well known that 
the largest part is due to digital sections. The power consumption in digital VLSI 
circuits can be written as [26], [27]: 
 2L DD SC DD leak DDP fC V I V I V   , (1.1) 
where the first addend accounts for the switching power, the second one for the 
short circuit power and the last one for the static leakage power. In (1.1) VDD is the 
supply voltage, CL is the load capacitance, f is the switching frequency,  is the 
switching activity (i.e. the fraction of f representing the commutations in which 
energy is absorbed from the power supply), ISC is the short circuit current and Ileak is 
the static leakage current. 
The switching power and the short circuit power form the dynamic power fraction of 
power dissipation in digital circuits. Thus far, the successful approach for reducing 
energy consumption has been VDD-scaling. Such approach has been also driven by 
reliability and technological issues associated to feature size scaling as depicted in 
Fig. 1.5 [26], 
To preserve performance and, therefore, sufficient MOSFETs’ current drive, 
threshold voltages (Vth) has been consequently decreased. Unfortunately 
Vth-scaling leads to a leakage current (Ileak) increase. In particular, decreasing VDD 
and Vth, among all the leakage factors within a MOSFET [27] (pn-junction and 
punchthrough leakage, gate oxide leakage, hot-carrier injection, subthreshold 
leakage, gate induced drain leakage, etc.), the subthreshold current becomes the 
prevailing one, since it changes exponentially with Vth variations. 
 
Fig. 1.5 – Max and min VDD values as a function of feature size. 
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Several design techniques have been developed to face with dynamic and static 
energy dissipation: device sizing for power efficiency [28], multithreshold design 
techniques [29], power gating, variable body biasing [30], [31] and subthreshold 
design [7], [32]. 
Process technology has a large effect on energy consumption of analog and digital 
circuits. Newer processes have smaller device capacitances and lower dynamic 
energy, while older technologies exhibit lower standby power (higher Vths). CMOS 
processes could be optimized specifically for low power operation modes, such as 
subthreshold or near-threshold. For example, recent CMOS technologies include 
halo implants at the edge of the conducting channel to reduce the effect of the 
drain-induced barrier lowering (DIBL). For subthreshold operation, DIBL is not a 
relevant issue since the involved drain-to-source voltages are low. This, therefore, 
allows the removal of halo implants, which improves subthreshold swing and 
overall subthreshold device performance [33]. 
1.3.2. Subthreshold CMOS circuits 
Subthreshold circuits are ideal for application where performance is not critical but 
minimizing energy consumption is the key. The very first employment of 
subthreshold conduction in the CMOS technology (1954) was inside electronic 
watches [34], because they needed micropower level to limit power consumption. 
Subsequently, in 1972, a model for subthreshold conduction was proposed in [35], 
in which the authors showed how applying it to find the transfer characteristic of an 
inverter, CMOS logic circuits can operate at a VDD as low as 8kBT/q (i.e. about 
200 mV at room temperature).  
At that time most subthreshold circuit design were focused on analog circuits, in 
[36] Vittoz and Fellrath demonstrated subthreshold circuits such as an amplitude 
detector, a quartz ring oscillator, a bandpass amplifier and a Proportional To 
Absolute Temperature (PTAT) current reference that represented the starting point 
of the well known Oguey’s current reference [37] capable to supply a stable current 
as low as 1 nA. Subthreshold transconductance amplifiers were designed for 
cochlea applications [38]. 
Subthreshold digital circuits appeared later, with the newly recognized need of 
limiting power consumption [39], in particular inside portable systems. With modern 
submicron processes, a clock frequency beyond 10 MHz can be achieved with 
VDDs of just few hundred millivolts, dramatically reducing the power-delay product 
[40]. 
As a result, the reduction of supply voltages imposed by the process of scaling 
down feature size imposes a reduction of the saturation voltage of transistors used 
in analog circuits. This is only possible to achieve by reducing the amount of 
MOSFET channel inversion, thus entering in weak inversion region for VDD0.5 V. 
1.3.3. Low-power, low-voltage analog design. 
Even though power consumption in digital circuits is dramatically reduced by 
voltage-scaling, low power approaches are quite different in the analog domain. 
Indeed, power consumption is mainly set by the required Signal-to-Noise-Ratio 
(SNR) and the required bandwidth in analog circuits, while decreasing VDD does not 
necessarily reduce it. In analog signal processing, power is absorbed from power 
supply to keep the signal energy well above the fundamental thermal noise, in 
order to achieve a satisfactory SNR. 
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As a clarifying example let us consider the power consumed to realize a single pole 
characterized by the integrator shown in Fig. 1.6 [41]. The integrator consists of an 
integrating capacitor and a 100% efficient current transconductor (i.e. all the 
current absorbed from the power supply is employed to charge the capacitor). The 
power absorbed from the supply voltage VDD by the integrator to have a sinusoidal 
voltage V(t) with a peak-to-peak amplitude Vpp and a frequency f across the 
capacitor C, is  2pp DD ppP fCV V V . Since the output noise power is kBT/C, where 
kB is the Boltzmann constant and T is the absolute temperature, the SNR can be 
expressed as, 
 
2 8pp
B
V
SNR
K T C
 . (1.2) 
Therefore, the power necessary to realize a single pole, in order to fulfill a given 
SNR, is, 
 8 BB
pp
VP k Tf SNR
V
 . (1.3) 
As a result, the minimum power consumption at a specific T, is fixed by the SNR 
and the required bandwidth. It is clear that power efficient analog circuits should 
thus be designed to maximize the voltage swing and therefore should handle 
rail-to-rail signal voltages (i.e. Vpp=VDD). This power limit is very severe, since it 
requires an increase of 10x in power for every 10 dB of SNR improvement. It 
follows that analog circuits become power inefficient in the case of systems 
requiring high values of SNR. 
Moreover, practical circuits present further technological limitations that hinder the 
achievement of the discussed theoretical minimum power consumption. For 
example, bias circuitry (voltage and current references, current mirror, etc.) wastes 
energy, they should be designed in order to reduce as much as possible power 
consumption. Furthermore, they can increase the noise and therefore a 
proportional increase of power to maintain a given SNR. Since minimum power 
consumption is achieved for Vpp=VDD, the signal should be amplified at the early 
stages of the analog systems and maintained along the processing path. Additional 
noise sources coming from active and passive components or from the power 
supply push the power to increase. Another aspect that leads to an increase in 
power consumption is the need for precision, which imposes the use of larger 
 
Fig. 1.6 – Basic scheme of an integrator 
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dimensions for active and passive components, with a resulting increase in 
parasitic capacitances and, therefore, power. 
Even though the minimum power consumption for a given SNR from (1.3) yields to 
no fundamental reasons to reduce the supply voltage, because of the technological 
limits described above, the power dissipated in analog circuits also depends on the 
VDD value. Moreover, nowadays the trend in CMOS technologies is the VDD-scaling: 
in [8] the supply voltages of low operating power systems are expected to reach 
0.6 V within 2021. Furthermore, in order to avoid power consuming voltage 
boosting circuits, such as charge pumps, analog circuits within mixed-signal SoCs 
should be redesigned for ultra low-voltage.  
In micropower analog circuits, MOSFETs operated in weak inversion regime 
provide several advantages for low-power and low-voltage purposes. The most 
important aspect for low-voltage systems is that the drain-source saturation voltage 
in weak inversion is much smaller than the one needed in strong inversion, since it 
is sufficient that it is larger than some thermal voltages, as will be explained in the 
following chapter. Moreover, another advantage strongly related to the analog 
design is that the transconductance-to-current ratio reaches its maximum in weak 
inversion. Nevertheless, weak inversion operation has drawbacks too, such as the 
intrinsic slowness (the transition frequency of subthreshold devices does not 
exceed few hundred MHz) and the higher sensitivity to process and temperature 
variations, compared to the strong inversion operation. 
1.4. Organization of the work  
In this chapter the motivations for innovative design approaches in future 
energy-constrained applications have been discussed. In particular, portable 
applications have stringent power requirements. Nowadays, one way to extend 
battery lifetimes is to run at microwatt power levels. Supply voltage reduction has 
been proved as the best approach to reduce power consumption in digital systems. 
In order to keep the pace with supply voltage reduction, analog sections of mixed 
signal systems should be able to operate with very low voltage. Moreover their 
power consumption should not represent the overwhelming part of the total energy 
budget. Therefore, novel analog design methodologies and circuit configurations to 
be included in battery-operated applications, where power consumption is the key 
performance indicator, are required. Subthreshold operation holds the most 
promise for ultra low power, low voltage design in analog as well as in digital 
domain. 
In Chapter 2, subthreshold conduction in MOSFETs is examined: basic DC 
relations and AC small signal equivalent circuit parameters are given and 
discussed. Moreover a brief introduction to the EKV model is mentioned. 
Chapter 3 concerns low voltage, low power voltage reference circuits. After 
illustrating the performance specifications of such circuits, the basic bandgap 
principle for temperature compensation is presented and low voltage BGR circuits 
are shown. Since the VGS of MOSFETs in weak inversion region exhibits a thermal 
behavior (CTAT) similar to those of BJTs’ VBE, several voltage reference 
architectures exploiting subthreshold operating MOSFETs have been proposed in 
the scientific literature. Furthermore, CMOS voltage references based on different 
temperature compensation techniques are also shown. Subthreshold operation 
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allowed them to work with sub-microwatt power consumption and sub-1-V supply 
voltages. 
Subsequently, in the same chapter, the proposed voltage reference configurations 
are presented and discussed. They exploit an innovative temperature 
compensation principle based on the subthreshold operation of MOSFETs. Three 
electrical configurations have been implemented and fabricated in a 0.18 μm 
CMOS process. A detailed statistical analysis of the measurement results carried 
out over sets of almost 40 samples for each voltage reference architecture, is 
reported. Moreover, the measured performance of the best solution proposed, in 
terms of power consumption, minimum supply voltage and accuracy, are compared 
with those of low voltage, low power competitors. 
Finally, Chapter 4 deals with the design of low power, low voltage op-amps. Ultra 
low voltage solutions exploiting techniques such as bulk-driven MOSFETs, forward 
body biasing and weak inversion operation are shown. The design guidelines of 
subthreshold op-amps are given and a design example of a two-stage Miller 
compensated op-amp working with just 0.5 V is presented and compared with 
other low power, low voltage CMOS op-amps. 
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2. WEAK INVERSION REGIME 
2.1. Introduction 
The state of weak inversion (or subthreshold conduction) at the silicon surface in a 
metal-oxide-silcon (MOS) structure is characterized by the fact that majority 
carriers have been pushed away from the silicon surface, thus leaving a depletion 
charge of fixed atoms. The density of minority carriers is increased with respect to 
the distant bulk, but it is still negligible in the overall charge balance, and does 
therefore not affect the capacitance-voltage curves of the MOS diode. However, 
these minority carriers represent the only mobile charge available at the surface. 
Hence, as soon as some voltage is applied between the source (S) and the drain 
(D) of a MOS transistor structure (see Fig. 2.1), they move by diffusion, unlike 
strong inversion, in which the drift current dominates. 
In the following the subthreshold regime in MOSFETs is described and basic 
expressions for the design of the ultra low-voltage low-power circuits presented in 
the next chapters are shown. Therefore, particular attention has been given to the 
impact of the subthreshold operation in analog design. 
2.2. I-V characteristic 
Depending on the voltages applied to the four terminals (Source-S, Gate-G, 
Drain-D and Body-B) the transistor can be biased in one of the three regions 
shown in Fig. 2.2. For gate-to-source voltages (VGSs) higher than Vth (i.e. strong 
inversion region), the MOSFET operates in saturation or linear region if the 
drain-to-source (VDS) voltage is higher or lower than the overdrive voltage 
(VOV=VGS-Vth), respectively. Subthreshold conduction is established when VGS<Vth. 
The effects of the body terminal have been neglected in such description since it 
affects channel conduction in a similar way as the gate terminal through 
Vth-variations (frequently it is also identified as second gate or backgate).  
 
Fig. 2.1 – n-channel MOSFET structure 
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When VGS is lower than Vth, the drain current does not abruptly approach zero but 
follows an exponential dependence on VGS (Fig. 2.3). Fig. 2.3 also highlights the 
dominant component of the channel current, i.e. the diffusion component in weak 
inversion and the drift component in strong inversion [42]. The transition region 
between the previous ones is also called moderate inversion region, where drift 
and diffusion currents are both significant. 
The source-channel-drain area forms two back to back pn diodes, they are usually 
reversely biased to isolate drain and source wells from the substrate. The band 
profile within the channel for VGS=VDS=0 V is shown in Fig. 2.4 (a) [43]. Obviously, 
 
Fig. 2.2 – MOSFET operating regions 
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Fig. 2.3 – NMOS ID-VGS characteristic 
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in that case the net flux of charge through the channel is null. However, a VDS 
increase will entirely drop across the drain-body junction, reverse biasing it more 
than the source-body junction, thus leading to a net current flux into the channel, 
Fig. 2.4 (b). Moreover, as VGS increases, a fraction of it falls across the gate oxide 
while the remaining fraction lowers the potential barrier, i.e. increases the silicon 
surface potential S. Variation of VGS are shared between the oxide capacitance 
per unit area COX and the semiconductor total surface capacitance per unit area CS 
[36], 
 
1S OX
GS OX S
C
V C C m
    , (2.1) 
where m is the subthreshold slope parameter. CS can be approximated with the 
depletion layer capacitance, Cd=Si/Wd where Si is the Si dielectric constant and Wd 
is the depletion layer width. Given that COX=OX/tOX, where OX is the gate oxide 
dielectric constant and tOX is the oxide thickness, and Si/OX3, therefore m can be 
rewritten as, 
 
3 231 1d Si S
OX OX ch
Wm
t t qN
     , (2.2) 
in which q is the elementary charge and Nch is the channel doping concentration. In 
[42] a theoretical estimation of m, considering the Wd value at the onset of strong 
inversion, is given: it typically lies between 1.1 and 1.6. 
The well known expression for subthreshold conduction, which also takes into 
account the VGS and VDS effects discussed, is [46], 
 
(a)     (b) 
Fig. 2.4 – Band diagram of the longitudinal cross section of a NMOS for 
different values of VDS.
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(2.4) 
where W/L is the aspect ratio of the transistor (W and L are the channel width and 
length, respectively), VT=kBT/q is the thermal voltage (kB is the Boltzmann constant 
and T is the absolute temperature), I0 is a characteristic current, it depends on 
temperature and mobility (0) as indicated in (2.4), and VOFF is the offset voltage, it 
determines the drain current at VGS=0 V. 
Similarly to a bipolar transistor, ID changes exponentially with the control voltage 
VGS. The exponential term in round brackets takes into account the change in 
current due to the reverse biasing of the drain-body junction. However, it is clear 
that, if VDS3÷4VT (75÷100 mV at room temperature), VDS effect on ID becomes 
negligible with respect to the current coming from the source, and the subthreshold 
biased MOS transistor behaves as a VGS-controlled current source, as shown in 
Fig. 2.5. Generally, the exponential dependence of ID on VGS represents a figure of 
merit of MOSFETs, the subthreshold slope S. It specifies the required VGS reduction 
to obtain an ID decrease of a factor 10, 
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Fig. 2.5 – NMOS ID-VDS curves for different VGSs 
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According to the possible variations of m, S can assume values in the range 
60÷100 mV/decade. 
Moreover, the drain current also depends on VDS and the body-to-source voltage 
(VBS) mainly because of Drain Induced Barrier Lowering (DIBL) and body effects, 
respectively. Such dependence of ID on VDS and VBS can be taken into account by 
considering the following expression for Vth [45], 
 0th th D DS B BSV V V V    , (2.6) 
in which Vth0 is the threshold voltage at room temperature extrapolated for VBS=0V, 
λDand λB are the DIBL effect coefficient and the body effect coefficient, respectively. 
2.3. Threshold Voltage 
The threshold voltage is the most critical device parameter in subthreshold design. 
Its variation from the expected value affects exponentially the transistor ID, unlike 
strong inversion region where its influence is quadratic or linear. Primarily, Vth 
deviations are due to temperature and process variations.  
In a MOS system (p-type semiconductor), Vth is the voltage applied between the 
metal and the semiconductor at which the electron concentration at the 
semiconductor surface (i.e. the conducting channel) equals the hole concentration 
in the bulk semiconductor, that is when S reaches the strong inversion value 
2B=VTln(Nch/ni) (ni is the intrinsic carrier density). Indicating with QD the charge per 
unit area stored in the depletion region, at the onset of strong inversion and with Vfb 
the flat band voltage to align the gate potential and the body potential, Vth can be 
written as [42], 
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where Eg is the energy bandgap of the semiconductor and QOX the equivalent 
charge per unit area stored at the interface oxide-semiconductor. 
Process variations affect the absolute (among different dies) and relative (within 
the same die) Vth precision. Apart from the relative uncertainties, that can be 
reduced by means of careful circuit layout techniques, Die-to-Die variations, that 
cause Vth dispersion because of changes in parameters such as QOX, Nch and B, 
are difficult to compensate and commonly represent the main cause of inaccuracy 
in analog circuits [19]. 
Temperature has a remarkable influence on Vth too, mainly through Eg and B 
variations, 
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Since ni(T) in Si increases exponentially with temperature for T>300 °K, B also 
decreases when temperature increases. For example, considering a process with 
Nch1016 cm-3 and m=1.1, Vth/T=1 mV/°K, that is a ΔVth=150 mV in a temperature 
range -25÷125 °C, very common in modern CMOS technologies. 
Although subthreshold operation offers several advantages in the ultra low-power, 
low-voltage scenario, it also poses challenges for the designers to devise and 
employ circuit compensation techniques. 
2.4. Small signal equivalent circuit 
In order to start a low power low voltage analog design activity with circuits 
employing subthreshold operated transistors a good understanding of DC 
parameters, frequency response and noise performances of MOSFET in 
subthreshold region is needed. Moreover, in this paragraph a comparison between 
the behavior of saturated MOSFETs in weak (VDS>3÷4VT) and strong inversion is 
presented. 
To this aim, the small-signal equivalent MOSFET model shown in Fig. 2.6 is 
considered. In the model, gm is the transconductance, rd is the drain-source 
resistance, gmb is the substrate transconductance. Cgs, Cgd, Cgb, Csb, Cdb are the 
gate-to-source, gate-to-drain, gate-to-bulk, source-to-bulk and drain-to-bulk 
capacitances, respectively. Aiming to calculate the small-signal MOSFET 
parameters (gm, rd and gmb), ID can be conveniently rewritten as follows according to 
(2.3) and (2.6), considering a VDS>3÷4VT, i.e. neglecting the term in round brackets 
in (2.3): 
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From (2.9), gm, rd, gmb and the intrinsic MOSFET DC gain (AV0= gmrd ) can be 
derived as reported in  TABLE 2.1. The table also summarizes the values of gm, rd, 
gmb and AV0 in saturation region (in the expressions shown in the table, K=μnCOX is 
the process transconductance and λ is the channel length modulation coefficient). 
In subthreshold regime gm linearly depends on ID, while it increase with DI  in 
saturation region. This leads to a greater gm/ID ratio in subthreshold than in  
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Fig. 2.6 - Small signal equivalent circuit for a NMOSFET. 
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TABLE 2.1 
SMALL-SIGNAL MOSFET PARAMETERS 
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saturation region or, similarly, the gm value is greater in a subthreshold biased 
MOSFET for a fixed ID (see Fig. 2.7 [44]). Another important difference between 
weak and strong inversion operation is related to the intrinsic MOSFET DC gain. In 
saturation region, AV0 depends on the drain current, the transistor aspect ratio, the 
process transconductance and the channel length modulation parameter , 
whereas it only depends on the DIBL effect coefficient D in subthreshold region 
 
Fig. 2.7 – gm versus ID in weak and strong inversion. 
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(TABLE 2.1). Since DIBL effect is strongly related to the distance between drain and 
source wells, D (and consequently AV0) is mainly controlled by MOSFET channel 
length. In order to have a first estimation of the minimum transistor lengths required 
to achieve a desired DC gain, the D-L characteristic shown in Fig. 2.8 was 
extracted for the technology UMC RF/MIXED-MODE 0.18 μm. To this aim, 
1
, ,BS GS DS
D T D
D
GS DS
V V V
I mV I
V V

    
was derived from (2.10c), where the subthreshold 
slope parameter was evaluated as 
, ,BS DS GS
GSD
GS T D V V V
VIm
V V I
  , from (2.10a). The λD 
and m values were extracted from SPECTRE simulations for devices with W=10 
µm, L= 2 µm biased at VBS=0 V and VGS=VDS=200 mV. It is worth noting that the 
threshold voltages of the CMOS process considered are 320 mV and 456 mV for 
NMOS and PMOS transistors, respectively. 
To have a quantitative idea of dynamic performances of subthreshold operated 
MOSFETs, the intrinsic transition frequency fTi is considered.  
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Fig. 2.5 –NMOS and PMOS DIBL coefficients of the UMC 0.18 μm technology 
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In (2.11) the generic expressions for the fTi of saturated MOSFET in weak and 
strong inversion are given [43], where CX is the gate input capacitance 
(CX=CGS+CGD+CGB (Fig. 2)). The values of CX in subthreshold (CXSUB) and strong 
inversion (CXSAT) regions are given by [43], 
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where CGSO and CGDO are the gate-source and gate-drain overlap capacitances, 
respectively, and Cd is the depletion region capacitance between gate and body 
per unit area. It follows CXSUB=1.5 CXSAT at the most (for Cd→∞). 
From the comparison between fTis in weak and strong inversion regions it clearly 
follows that, because of the different gm/ID ratios in the two regions, fTi linearly 
depends on ID in subthreshold, whereas it depends on DI  in strong inversion. As 
it appears from (2.11), the transistor speed is strongly degraded by the channel 
area (WL) in both operating regions. Therefore, considering the correlation 
between AV0 and L in weak inversion, a trade-off should occur in the choice of 
transistors channel length. 
Finally, the noise performances are considered. In subthreshold region, the 
MOSFET drain current exhibits a white noise part (Siw=2qID) caused by shot noise 
[43]. The power spectral density of the input-referred noise voltage is given by the 
following expressions, 
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As shown, Svw depends on 1/ID and 1 DI  in weak and strong inversion regions, 
respectively. However, considering a single MOSFET, the output noise voltage 
amplitude is given by the product of the drain noise current amplitude (iDn_flicker) and 
the output resistance (rD). At low frequencies iDn_flicker ( A Hz ) in subthreshold 
regime is proportional to the drain current level (ID) while the output resistance (rD) 
of a MOSFET is proportional  to 1/ID. Therefore the low current level does not 
intrinsically increases the low frequency noise. At high frequencies the shot noise 
current is proportional to DI , in that case reducing ID the output noise voltage 
will increase with DI . However at high frequencies it becomes easy to filter 
noise effects. 
From the above discussion it results that owing to the different gm/ID behavior in the 
two operating regions, subthreshold operation allows one to achieve a better trade-
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off among frequency response, noise performances and bias current of transistors 
compared with strong inversion. 
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3. LOW-VOLTAGE, LOW-POWER VOLTAGE REFERENCES 
3.1. Introduction 
Ultra low power, low voltage design requirements are crucial in emerging 
applications such as portable medical devices, microsensor nodes and passive 
RFIDs. For such portable systems, power consumption reduction becomes 
essential to extend the battery lifetime and/or the communication range. This leads 
to a strong demand for circuit building blocks operating with low supply voltages 
and low power consumption.  
Among them, Voltage Reference circuits are ubiquitous, they are broadly used in 
analog and digital systems to generate a DC voltage independent of Process, 
supply Voltage and Temperature (PVT) variations. Regarding low power analog 
design, as stated in chapter 1, the power dissipated by bias circuitry, such as 
voltage references, is not useful to maintain neither an adequate bandwidth nor a 
required SNR, in an analog system. Therefore several solutions have been 
presented so far to achieve sub-microwatt power consumption and/or sub-1-V 
supply voltage. 
Voltage reference circuits are widely used in Analog to Digital Converters (ADCs) 
[58], see Fig. 3.1. A voltage regulator locks the output voltage (VOUT) to the 
reference voltage generated by means of a resistor ratio, 
 2 1
2
OUT REF
R RV V
R
 . (3.1) 
Actually it is a two-stage feedback amplifier with a reference voltage as an input. 
The first stage is an op-amp and the second stage is a source follower. Depending 
on its aspect ratio, this source follower can deliver a large current to the ADC. The 
supply voltage, VDD, usually contains a ripple that is suppressed by the regulator. 
The accuracy of the output voltage, sent to the ADC, depends on both accuracies 
of the resistor ratio and the reference voltage (VREF). The resistor ratio can have a 
smaller error than 0.1% [59]. As a result, the final accuracy will depend on the 
absolute error of VREF. 
The most common solution for on-chip integration is the Bandgap Voltage 
Reference (BGR), which can be implemented in standard CMOS technology 
exploiting parasitic vertical BJTs. Conventional BGRs generate a nearly 
temperature independent reference, of about 1.25 V, and therefore they require a 
higher supply voltage, which might not meet the low-voltage constraints for 
low-power applications. However, several solutions, exploiting the BGR principle, 
have been implemented that ensure sub-1V operation [47]. In [24, 48, 49] the 
reference voltage is lowered by means of resistive subdivision. As an alternative 
approach, floating gate structures have been used to realize high precision 
programmable voltage references, as in the case of [50], where subthreshold 
operation allowed a minimum power consumption of 1.35 µW. Most often forward 
biased PN-junctions of BGRs are substituted with MOSFETs biased in the 
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subthreshold region [51-53]. Thus, a supply voltage (VDD) of 0.6 V and a power 
consumption of 9 µW are achieved. Other solutions have been implemented in 
standard CMOS technology, without exploiting the traditional BGR principle [18, 
54-57]. Subthreshold operation allowed sub-1µW power consumption [18, 55-57] 
and sub-1V operation [18,57]. 
In this section the typical parameters of performance and figures of merit of voltage 
reference architectures are described. The operating principles of BGR and 
sub-1-V configurations are shown. Subsequently it is presented how subthreshold 
operation has been successfully exploited in low voltage, low power voltage 
reference circuits. At first, circuit solutions exploiting the BGR principle by means of 
subthreshold operated MOSFETs, instead of bipolar transistor, are presented. 
Then ultra low power, low voltage architectures working in weak inversion regime, 
without exploiting the BGR principle, are shown. Afterwards the proposed CMOS 
voltage reference configurations operating with all transistors biased in 
subthreshold region are introduced. Their novel operating principle and circuit 
architectures are described in detail. Then design considerations are discussed 
and, finally, experimental results are shown and compared with low voltage, low 
power competitors found in the scientific literature. 
3.2. Performance specifications 
A voltage reference is an analog block that provides a stable DC voltage, VREF, 
starting from a less stable supply voltage VDD. Apart from general key performance 
indicators of integrated circuits such as power consumption and Si area 
occupation, voltage reference circuits typically have stringent accuracy 
requirements. Usually, deviations from the expected value of the generated 
reference voltage are mainly due to temperature and supply voltage variations, 
process variations, spurious signal from power lines and noise generated by active 
devices within the voltage reference circuit. 
 
Fig. 3.1 – Voltage reference system for an ADC. 
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3.2.1. Line sensitivity 
The line sensitivity (LS) is the capability of the circuit to maintain a stable output 
despite VDD variations. A ΔVREF change resulting from a variation of the supply 
voltage of ΔVDD gives a line sensitivity of, 
 REF
DD
VLS
V
  . (3.2) 
It is usually expressed as mV/V or µV/V. An alternative definition is based on the 
percentage change of VREF, 
  % 100 REF REF
DD
V VLS
V
  , (3.3) 
expressed as %/V. 
3.2.2. Temperature coefficient 
The temperature coefficient (TC) gives a measure of the ability of the voltage 
reference to maintain the expected VREF under varying thermal conditions. Similarly 
to LS, it is defined in two forms, 
  [mV/°C or V/°C]REFVTC
T
  , (3.4) 
   6% 10   [ppm/°C]REF REFV VTC
T
  . (3.5) 
Where ΔT express the change in temperature which has the consequent ΔVREF 
change. 
3.2.3. Power Supply Rejection Ratio 
The Power Supply Rejection Ratio expresses the capability of the circuit to reject 
noise coming from power supply. It is evaluated as the small signal ratio between 
the output voltage and the power supply, 
 20log   [dB]ref
dd
v
PSRR
v
    
, (3.6) 
3.2.4. Other specifications 
Other performance indicators are the equivalent output noise generated by the 
circuit over frequency, the process variation effects that cause a dispersion of the 
VREF value and the long term stability drift. Namely the latter measures the VREF 
variation over a long period of time at some specified condition of steady state 
operation. 
3.3. Bandgap References (BGRs) 
Bandgap reference voltage circuits are one of the most widely used analog circuits 
in memories, ADCs and power management circuits. They exhibit very little 
dependence on temperature and, since most process parameters vary with 
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temperature, they also show a remarkable independence from process variations. 
In order to generate a voltage independent of temperature variations, a BGR adds 
two quantities having opposite TCs with proper weighting. For example, if voltages 
V1 and V2 vary in opposite directions with temperature, α1 and α2 can be chosen 
such that, 
 1 21 2 0
V V
T T
     , (3.7) 
and, therefore, the resulting reference voltage 
 1 1 2 2REFV V V   , (3.8) 
will show a zero TC. The following paragraph describes the principle of operation of 
BGR. 
3.3.1. Basic principle 
Complementary To Absolute Temperature (CTAT) and Proportional To Absolute 
Temperature (PTAT) behaviors were firstly observed in bipolar transistors. 
For a bipolar devices the collector current can be written as, 
 /BE TV VC SI I e , (3.9) 
where VBE is the base-emitter voltage and the saturation current, IS, is proportional 
to μkBTni2, in which μ is the mobility of minority carriers and ni the intrinsic minority 
carrier concentration in Si. The temperature dependence of such quantities is, 
 
0
2 3
 with  -3.2
g B
m
E k T
i
T m
n T e
 

 
 , (3.10) 
Thus, IS can be rewritten as, 
 4 g BE k TmSI bT e
 , (3.11) 
where b is a proportionality factor. Evaluating VBE from (3.9) and assuming IC 
constant with temperature, it is possible to compute the TC of VBE as, 
 ln C SBE T T
S S
I IV V V
T T I I T
     . (3.12) 
Combining (3.11) and (3.12) it is possible to obtain, 
 
 
 
2ln 4
4
gCBE T T
T
S B
BE T g
EIV V Vm V
T T I T k T
V m V E q
T
     
  
. (3.13) 
Considering that Eg/q1.12 V, with VBE750 mV and T=300 °K, the TC of VBE is 
-1.5 mV/°K (i.e. CTAT). 
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A PTAT voltage, instead, can be generated by the difference between two VBEs of 
BJTs operated at different currents. If two identical BJTs are biased with collector 
currents I1 and I2=nI1, then, from (3.9), it is possible to write, 
  1 12 1 ln ln lnBE BE BE T T
S S
nI IV V V V V n
I I
        
. (3.14) 
The resulting positive temperature coefficient is, 
    ln ln 0.087 mV/°KBE BV k n n
T q
   . (3.15) 
Therefore a reference voltage with nominally zero temperature coefficient can be 
written as, recalling (3.7), 
  1 2 lnREF BE TV V V n   , (3.16) 
Since VBE/T and kB/q are fixed quantities, it follows that the α1 and α2 values for 
zero TC, lead to a VREF value of about 1.25 V. 
A simple circuit that adds the PTAT and CTAT voltages discussed previously is 
shown in Fig. 3.2 [59]. BJTs Q2 and Q1(pnp) have an emitter area ratio of n, PMOS 
mirror current imposes the same current in the two branches of the voltage 
reference, while the op-amp guarantees same voltages at its positive and negative 
inputs. The current flowing in the two resistors is PTAT, since it depends on the 
difference between the base emitter voltages of Q2 and Q1: I=ΔVEB/RPT. As a 
result, VREF can be easily expressed as, 
xxx 
BGR circuits can be integrated in CMOS technology by exploiting parasitic vertical 
BJTs that form themselves naturally on the substrate. In Fig. 3.3 it shown a pnp 
transistor in a n-well CMOS technology. A p+ region (the same as the S/D region of 
 
Fig. 3.2 – Example of Bandgap Reference circuit. 
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PMOSs) inside a n-well serves as the emitter and the n-well as the base. The  
  1 lnREF EB T
PT
RV V V n
R
 
. 
(3.17) 
p-type substrate acts as the collector. 
3.3.2. Sub-bandgap reference circuits 
As process technologies go into deep sub-micron eras and the demand for 
battery-operated portable equipment increases, voltage supply has to be scaled 
down. Low VDD requires new circuit design technique for designing BGRs because 
of the high traditional bandgap reference voltage of 1.25 V.  
One of the first portable applications requiring sub-1-V operation for enabling 
significant energy minimization was the digital hearing IC presented in [24]. The 
complete IC consumes 9 mW and is supplied with a single cell zinc-air or 
silver-oxide battery. A representative graph of the open circuit battery voltage (or 
electromotive force, emf) versus time is shown in Fig. 3.4. The unloaded terminal 
voltage reaches 1.1 V at the end of lifetime. The minimum battery lifetime required 
for hearing aid equipments is a one week, 16-hours-a-day usage. For most 
batteries this limits the supply current to a maximum of 1.5 mA. The internal battery 
 
Fig. 3.3 – Realization of a pnp transistor in CMOS technology. 
 
Fig. 3.4 – Open terminal voltage versus lifetime. 
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resistance can vary in the range 10÷40 Ω. Moreover, due to the peak currents of 
several mA needed by the earphone at high output, the terminal voltage can 
temporarily fall to 0.9 V. 
A DC/DC conversion scheme is provided to proper supply analog and digital 
sections, as shown in Fig. 3.5. A switched-mode voltage regulator generates the 
1.1 V digital supply voltage. It consists of a regulating switch, a capacitive voltage 
doubler, two comparators, two resistive dividers and a bandgap reference. For the 
analog circuitry, an additional capacitive voltage doubler is needed to provide a 
voltage source of 2.15 V. Comparator 2 is part of a feedback loop which sets the 
digital supply voltage. Such voltage is compared to a bandgap referred voltage at a 
512-kHz repetition frequency. If the digital supply voltage is too low, the comparator 
generates a 1 μs pulse for either the regulating switch or the voltage doubler. 
Comparator 1 monitors the battery voltage to determine if the switch or the doubler 
is to be activated in the feedback loop. The doubler is chosen when the battery 
voltage drops below the desired digital supply voltage, either because of peak 
current consumption or when the battery approaches end of lifetime. 
A bandgap reference circuit is needed as a voltage control generator for the whole 
power management section. It is supplied directly from the battery and, therefore, 
has to guarantee an accurate output voltage from a worst case minimum VDD of 
0.9 V. Consequently, a traditional BGR generating an output of 1.25 V is 
inadequate. The voltage reference proposed in [24] (Fig. 3.6) solves such problem 
by means of resistive subdivision of the BGR voltage. The PTAT current 
IPTAT=VT/R0ln(n) is generated by the two left branches of the circuit and injected in 
the right branches that generate the reference voltage as, 
 
Fig. 3.5 – Power management section of a hearing instrument IC. 
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    2 2 11 1 1
2 1 2 1 0
lnREF EB PTAT EB T
R R RV V R I V V n
R R R R R
         . 
(3.18) 
The result is a resistive division of a BGR voltage, i.e. the quantity in round 
brackets is the same reference voltage found in (3.17). Such circuit configuration 
achieved an output voltage lower than 1.25 V (0.67 V) and, hence, it permitted to 
 
Fig. 3.6 – CMOS sub-Bandgap Reference working with VDD down to 0.9 V. 
 
Fig. 3.7 – CMOS sub-Bandgap Reference working with VDD <1 V. 
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scale VDD down to 0.9 V. 
Another sub-bandgap solution, fabricated in a 0.6-μm n-well CMOS process is the 
one presented in [48], Fig. 3.7. Again, the op-amp is used to equalize its input 
voltages. Moreover, if R2A1=R2B1, R2A2=R2B2 and the emitter area ratio of Q1 and Q2 
is n, the current mirrored by PMOSs is,  
 
 2
2 1
lnTEB V nVI
R R
  . (3.19) 
where R2=R2A1+ R2A2=R2A1+ R2A2. Therefore the scaled bandgap reference voltage 
is, 
  3 22
2 1
lnREF EB T
R RV V V n
R R
    
. (3.20) 
The minimum VDD (VDDmin) is not limited by the BGR voltage anymore. It can be 
evaluated by considering the input section of the op-amp in Fig. 3.8. It consists in a 
PMOS differential pair, therefore VDD is the sum of the VSD of the PMOS mirror 
device, the PMOS VSG of the differential pair and the input potential of the op-amp. 
Saturated devices in strong inversion are used in [48], consequently, from Fig. 3.7, 
VDDmin can be written as, 
 
2 2
min 2 min
2 2 2 1
2 2
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DD EB SG SDsat
B B
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EB thp SDsat
B B
RV V V V
R R
R V V V
R R
      
     
. (3.21) 
Forward body biasing of the source-body junction of the op-amp PMOSs has been 
used to lower their Vthp (0.9 V without body biasing) and, hence, the minimum 
supply voltage. Indeed, the VDDmin achieved is 0.98 V. A remarkable insensitivity to 
 
Fig. 3.8 – Op-amp input section: PMOS differential pair. 
37 
 
temperature effects were also obtained, in fact, the temperature coefficient in the 
temperature range 0÷100 °C is just 15 ppm/°C. 
3.4. Subthreshold CMOS voltage references 
Forward biased pn-junctions are not the only solution for the implementation of 
voltage references. In particular, several circuit architectures exploited the BGR 
principle by using MOSFETs operating in weak inversion. Indeed, they exhibit a 
CTAT behavior, similar to the VBE of BJTs, when biased with a fixed current. 
Nevertheless, the BGR principle is not the only starting point in the design of 
voltage references, in strong and weak inversion.  
In both cases, however, subthreshold operation has resulted in sub-microwatt 
power consumption and lower supply voltage when compared with traditional 
BGRs. 
3.4.1. BGR-principle and weak inversion 
One of the first voltage reference topologies based on subthreshold MOSFETs has 
been presented in [52]. It exploits the fact that the VGS of a subthreshold operated 
MOSFET, after biasing with a constant drain current, decreases with temperature. 
Assuming sufficient long channel length and a VDS>3÷4VT, an expression for ID in 
weak inversion regime, equivalent to (2.3), is[36], 
 
2
0
S B
TV
D
WI I e
L
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 , (3.22) 
Therefore, equating (2.3) and (3.22), 
 2GS th OFF S B
V V V
m
     , (3.23) 
Thermal behaviors of S and B are, respectively, 
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, (3.24) 
where T0 is the room temperature. Hence the difference S-2B, as a function of 
temperature, can be rewritten as, 
        0 0
0
2 2S B S B
TT T T T
T
        . (3.25) 
Consequently, from (3.23) it follows that, 
           0 00 0GS th OFF GS th OFF
m T TV T V T V V T V T V
m T T
       . (3.26) 
Assuming that the subthreshold slope factor has small variations with temperature 
(i.e. n(T)n(T0)) and modeling the threshold voltage thermal behavior as, 
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    0
0
1th th T
TV T V T K
T
     
, (3.27) 
where KT is a coefficient <0, VGS can be expressed as, 
    0
0
1GS GS G
TV T V T K
T
     
, (3.28) 
in which, 
    0 0G T GS th OFFK K V T V T V    . (3.29) 
For typical values of KT, VOFF and VGS-Vth in weak inversion, KG is a negative 
quantity and, therefore, VGS/T<0 (typically -1 mV/°C) for any fixed ID. 
The subthreshold voltage reference proposed in [52] is shown in Fig. 3.9. In the 
right section of the dotted line, the circuit configuration sets the current IR1 to be 
dependent on VGS1, 
 11
1
GS
R
VI
R
 . (3.30) 
This CTAT current is then mirrored by M5 and M6 in the next circuit subsection. The 
output voltage is, 
 
 
 3 64 4 3 4 1 33 4
R
R R R R R
W LVV R I V R I V
R W L
        
, (3.31) 
where, 
 
 
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 
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 5 8 523 114 7 6lnR GS T
W L W L W LRV V V
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      
. (3.32) 
Combining (3.30), (3.31) and (3.32), it is possible to obtain an expression for VR 
similar to, 
 
Fig. 3.9 – A voltage reference circuit based on subthreshold MOSFETs. 
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 1R GS TV V V   , (3.33) 
in which α and β only depend on resistor ratios and transistor aspect ratios. 
Therefore, the condition nullifying the temperature coefficient of VR (i.e. VR/T=0) 
is, 
 
 0T
G
V T
K

   . (3.34) 
The circuit in Fig. 3.9 has been implemented in a 1.2-μm CMOS technology. It 
generates a reference voltage of 295.310.8 mV while dissipating 4.3 μW. 
Furthermore, the temperature coefficient achieved, in the range -25÷125 °C, is 
11935.7 ppm/°C. 
A low voltage reference circuit using subthreshold MOSFETs (Fig. 3.10) has been 
employed in the 100 kHz fifth-order Chebychev low-pass filter of [53], working with 
supply voltages down to 0.6 V. The architecture is similar to [24] with the main 
difference that parasitic vertical BJTs have been replaced with subthreshold 
PMOSs. It is worth noting that the drop voltages is less than 0.4 V in the PMOSs 
M1-3 of Fig. 3.10, whereas the drop voltage of a forward biased base-emitter 
junction of a BJT is about 0.7 V, thus not allowing very low voltage operation. The 
op-amp equalizes its input terminal potentials and the current through R0 is given 
by, 
 1 20
0
GS GS
R
V VI
R
 . (3.35) 
Since from (2.3) VGS can be written as, 
 
0
1ln DGS th T
IV V mV
I W L
     
, (3.36) 
if the aspect ratio of M2 is α times that of M1, IR0 becomes, 
 
Fig. 3.10 – 0.6-V CMOS voltage reference exploiting the BGR principle on 
PMOSs in weak inversion. 
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R
 , (3.37) 
Transistor M6 injects this PTAT current in the reference voltage branch and the 
reference voltage is expressed as the sum of a CTAT quantity and a weighted 
PTAT quantity, 
  3
0
lnout Cb GS T
out C
R RV V mV
R R R
      . (3.38) 
The temperature coefficient achieved is very low, 25 ppm/°C in the temperature 
range -40÷80°C and the power consumption is 9 μW. 
3.4.2. Not BGR-based architectures 
Although BGR based voltage references are the most widely used in electronic 
ICs, the growing interest towards ultra low power circuits to be integrated in energy 
constrained systems is focusing the attention on innovative circuit configurations 
that could achieve sub-microwatt power consumption. Subthreshold operation 
along with new circuit topologies allowed to develop solutions working with just few 
nW. 
A sub-microwatt CMOS voltage reference with very small temperature sensitivity 
and line sensitivity was developed in [55]. The schematics of the circuit is shown in 
Fig. 3.11, it consists of a current source subcircuit and a bias voltage subcircuit. 
The start-up circuit is also shown, such a circuit is usually needed in all voltage 
references to set the correct operating point of the circuit, as will be explained in 
detail in the following paragraphs. All MOSFETs are operated in subthreshold 
region, except for the MOS resistor MR1 which is operated in strong inversion, deep 
triode region. In the current source subcircuit VGS1 can be written as, 
 1 2 1GS GS DSRV V V  . (3.39) 
From (3.36) VDSR1 can be expressed as, 
 
Fig. 3.11 – CMOS voltage reference circuit consisting of subthreshold 
MOSFETs 
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 
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. (3.40) 
The resistance of MR1, operated in strong inversion, deep triode region is, 
    1 1
1
RM
OX REF thR
R
W L C V V  , (3.41) 
Therefore, the generated current IP is equal to, 
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, (3.42) 
Further analysis can show that the generated current has a positive TC and, 
hence, increases with temperature. 
In the bias voltage subcircuit, VGS3-7 form a closed loop and the currents in M4 and 
M6 are 3IP and 2IP, respectively. As a result, VREF is given by, 
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,
(3.43) 
Equation (3.43) shows that VREF can be expressed as a sum of a Vth and VT scaled 
by transistor sizes. Since Vth has a negative TC and VT has a positive TC, VREF with 
a zero TC can be obtained optimizing the transistor aspect ratios for VREF/T=0.  
The VREF value for zero TC is equal to the threshold voltage (3.27) with T=0 K, so 
its value depends on process variations. The TC of Vth can be evaluated from (2.7) 
as, 
   3 12 1 ln
2
gC Vth B
ch
EN NV k mm
T q N q T
               
, (3.44) 
where NC and NV are the effective densities of states in the conduction and valence 
bands, respectively. Vth and Vth/T both depend on Nch, that is a process 
dependent quantity. However the change of Vth/T due to process variations is 
very small since it logarithmically depends on Nch. In [55] the effects of process 
variations on Vth and its TC have been studied for a 0.35 μm CMOS process. 
Fig. 3.12 shows the simulated values of Vth and Vth/T as a function of Nch. The 
dashed lines represent the range of Nch for the used technology. In this 
concentration range, Vth changes by 20% with Nch, while Vth/T only changes by 
2%. The measured TC of VREF varies in the range 7÷45 ppm/°C for a set of 17 
samples. 
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Moreover, the circuit in Fig. 3.11 shows a remarkable insensitivity to VDD variations 
thanks mainly to the differential amplifier and the cascoded current mirror in the 
current source subcircuit. In fact the line sensitivity is just 20 ppm/V. Although 
cascode configurations are useful to reduce the line sensitivity, they consume more 
supply voltage headroom than those based on simple current mirrors, indeed the 
minimum is VDD 1.4 V. Current dissipation is only 214 nA at room temperature, this 
result is principally due to the fact that all MOSFETs are biased with low 
subthreshold currents. 
3.4.2.1. Sub-100 nW voltage references 
In low power, low voltage design it is often preferred to exploit the MOS 
characteristics in both strong and weak inversion regions. Concerning voltage 
reference design, that is the case of [18], where a power consumption lower than 
100 nW and a VDD<1 V have been achieved. Indeed, a novel temperature 
compensation technique has been developed exploiting both operating regions. 
The circuit configuration is shown in Fig. 3.13, the current generator provides a 
current I0, that is mirrored into the active load M10 which generates a temperature 
compensated VGS=VREF. Assuming that M10 works in the saturation region of strong 
inversion, its VGS is given by, 
   010 10 10
2
GS REF th
OX
IV V V
W L C   . (3.45) 
Temperature influences on the reference voltage are mainly due to the temperature 
dependence of Vth, μ and I0. Assuming that Vth varies linearly with temperature 
(3.27), therefore, in order to achieve the temperature compensation, with a perfect 
cancellation of temperature dependence of mobility, the current generator should 
provide a current I0μT2. 
 
Fig. 3.12 – Threshold voltage and its TC as a function of Nch for a 0.35m CMOS 
process, at room temperature.
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In the current reference circuit M1,2 are high Vth transistors, while the remaining 
ones are standard Vth transistors. This allow to bias M1,3 in subthreshold region and 
other transistors in strong inversion region. M5,6 impose equal current I1 in M1,3, 
while M7,8 impose equal current I0 in M2,4. I0 can be found considering that 
VGS1=VGS2 and VGS3=VGS4, therefore, expressing the characteristic current in (2.3) as 
μCOXVT2, it follows that, 
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, (3.46) 
where it has been assumed that subthreshold MOSFETs are saturated (i.e. 
VDS>3÷4VT). Solving (3.46) for I0 gives the result, 
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As expected I0μT2, therefore, substituting it in (3.45) VREF becomes, 
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. (3.48) 
 
Fig. 3.13 – Sub-100 nW, CMOS voltage reference working with MOSFETs 
operated in weak and strong inversion regions.
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By proper dimensioning of the transistors it is possible to obtain zero TC for VREF. 
The developed temperature compensation technique allowed achieving a TC of 
10 ppm/°C. 
The minimum supply voltage is imposed by the current generator circuit. In 
particular, to ensure that M5 operates in saturation region with VGS<Vth5 
(Vthp=-0.75 V for the 0.35 µ CMOS process considered) and M1 has a VDS>4VT, the 
VDDmin should be, theoretically, 
 min 5 1min 4 0.85 VDD GS DS thp TV V V V V     . (3.49) 
From experimental results, the VDDmin measured is 0.9 V and the power 
consumption at room temperature is just 36 nW. 
Extreme low voltage operation along with extreme low power dissipation have been 
attained in the CMOS solution in Fig. 3.14, presented in [57]. All transistors in the 
circuit configuration operate in subthreshold region. 
The whole circuit is biased with an ultra low power self-biased current reference 
(similar to that shown in [60]) that generates voltage Vb. Drain currents of M2 and 
M4 are given by, 
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. (3.50) 
Considering that ID2ID4, VGS4 can be extracted from (3.50), 
 
Fig. 3.14 – 0.6 V voltage reference configuration working with all transistors in 
weak inversion. 
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From Fig. 3.14 it can be recognized that VOUT=VGS4+(VGS2-VGS3), remembering 
(3.36), VOUT becomes, 
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Again a CTAT voltage (Vth) is added to the PTAT thermal voltage weighted with 
transistor aspect ratios. Therefore by choosing the appropriate aspect ratios of 
M2-5, a reference voltage with VOUT/T=0 is obtained. An array of transistors with 
binary-weighted channel width and equal channel length is placed beside M5 
(M5a,5b,5c) to digitally control, by means of switches, the effective aspect ratio of M5 
for a post-fabrication tuning of the TC. 
The circuit has been fabricated in a 0.18µm CMOS technology and experimental 
results showed a TC of 127 ppm/°C in the range -20÷120 °C. Subthreshold 
operation of all MOSFETs allowed correct operation with extremely low VDDs (i.e. 
down to 0.6 V) and a power consumption of less than 40 nW at room temperature 
and VDD=0.7 V. 
3.5. Proposed voltage references 
In this section new CMOS voltage reference configurations, based on a 
temperature compensation technique derived from the subthreshold regime of 
operation, are described. Moreover, subthreshold operation is exploited to 
minimize both the power consumption and the supply voltage. Indeed the power 
consumption achieved is in the order of few nW, whereas the proposed voltage 
references are able to work with supply voltages down to 0.45 V. 
Within the circuits, n-channel MOSFETs with two different threshold voltages are 
present and the reference voltage values can be approximated, in last analysis, to 
the difference of those two threshold voltages at room temperature. Measurements 
on silicon confirm that the proposed configurations allow minimum power 
consumption at the least one order of magnitude lower than the best solutions 
found in the literature. Among the compared circuits, one of the three proposed 
configurations is characterized by the lowest supply voltage.  
This paragraph is organized as follows: in sections 3.5.1. and 3.5.2 the principle of 
operation of the proposed voltage references and the realized circuit configurations 
are described in detail; dynamic range and power consumption considerations are 
discussed in section 3.5.3.; in section 3.5.4. measurement results are shown and 
compared with low-power low-voltage competitors. A statistical analysis of the 
figures of merit of each circuit configuration is also carried out in this section. 
3.5.1. Operating principle 
Basically, the scheme of a voltage reference can be represented as in Fig. 3.15 (a). 
The current reference provides a current, as independent as possible of supply 
voltage variations, to the active load that generates the reference voltage. The 
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current injected in the active load compensates temperature effects on the voltage 
generated. Process variations effects compensation can act in both sections, 
current generator or active load.  
A voltage reference can be simply represented by a current source and a diode 
connected NMOS, as shown in Fig. 3.15 (b). Such a structure has been adopted in 
[18], where the load NMOS works in the saturation region providing a temperature 
compensated reference voltage (VREF) higher than its threshold voltage (Vth) at 
room temperature.  
In this work we exploited the subthreshold operation of the load transistor, in order 
to obtain VREF<Vth and, consequently, to further reduce the supply voltage of the 
overall voltage reference circuit. It is worth noting that biasing the load NMOS in 
subthreshold region in [18] would not allow temperature compensation, 
consequently even the current source solution adopted in this work is different from 
the one used in [18]. 
Investigating the subthreshold behaviour of the load, a formula for the injected 
current (i.e. I in Fig. 3.15 (b)), compensating the reference voltage dependence on 
temperature, can be obtained. To this aim, the I-V characteristics of an NMOS 
operating in subthreshold region considered is similar to (2.3) and is given by, 
 2 exp 1 expGS th DSD T
T T
V V VI S V
mV V
               
, (3.53) 
where I0W/L in (2.3) has been replaced by SµVT2, with S=(W/L)COX. From (3.53), 
for VDS3÷4VT, ID becomes almost independent of VDS, i.e. the transistor works in 
the so called saturation region of weak inversion. Thus VREF of NMOS in Fig. 3.15 
(b) can be approximated by (3.54) 
 2ln
D
REF GS th T
T
IV V V mV
S V
      
. (3.54) 
 
(a)     (b) 
Fig. 3.15 – .(a) Basic diagram of a voltage reference, (b) Scheme of principle of 
a simple voltage reference.
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Let us note that, at a first approximation, VT(T), Vth(T) and µ(T) introduce 
dependence on temperature. The BSIM3v3.2 model provided by the foundry 
design kit of the CMOS technology used for simulation and fabrication of the 
circuits, assumes that Vth decreases linearly with temperature [46], 
   0 1 2 0( ) 1th th t t BSV V T k k V T T    , (3.55) 
where Vth(T0) is the threshold voltage at the reference temperature (T0300.15°K), 
VBS is the body-to-source voltage of the transistor. Temperature coefficients kt1 and 
kt2 have negative values. Moreover, at a first approximation the subthreshold slope 
parameter m can be considered independent of temperature. However, in the next 
paragraph, experimental results of Vth(T) and m(T) thermal behaviors will be 
shown. 
In order to have a  temperature compensated output reference voltage, the 
following condition must be satisfied, 
 0REFV
T
  . (3.56) 
Based on equation (3.54), a simple solution of (3.56) can be obtained by 
generating the current ID with the following temperature dependence, 
   2DI T T , (3.57) 
Therefore, combining (3.57) and (3.54), 3.56 becomes, 
   2ln 0
thREF B
OX B
VV km
T T q C W L k q
         
, (3.58) 
and a value for α (constant with temperature) can be found as, 
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. (3.59) 
Substituting it in (3.54) and remembering that VBS=0 V in the scheme of 
Fig. 3.15 (a), the reference voltage becomes, 
  0 1REF th tV V T k  . (3.60) 
However, the above solution does not ensure subthreshold operation  for the active 
load. 
For this reason, more detailed analysis has to be done, considering for the current 
source the more general form, 
    2I T T f T , (3.61) 
where f(T) is a generic function of temperature. Substituting it in (3.54), the 
condition (3.56) becomes a differential equation in f(T),  
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, (3.62) 
In order to achieve temperature compensation the term in curly brackets in (7) 
should be constant with temperature. A possible solution for f(T) could be simply a 
constant, but this would lead to the case found in (3.57). Another solution, which 
can ensure subthreshold operation, can be written as, 
   2 expD AT BI T T CT
     , (3.63) 
where A, B and C are constant with temperature. This solution has been chosen 
since it was easy to generate with a subthreshold MOSFET based current 
reference, as will be clear in the next section. It is worth noting that the current 
reference used in [18] does not allow implementing equation (3.63), therefore, in 
that case, it is not possible to compensate temperature effects by biasing the load 
in subthreshold regime. Substituting (3.63) in (3.54), from (3.56) an expression for 
α can be found which leads to the temperature-compensated reference voltage in 
(3.65). 
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  _ 0 1 BREF OPT th t k BV V T k m q C   . (3.65) 
In this case, if the term B/C is negative, differently from (3.60), the load transistor 
can work in subthreshold region. In the following, how to implement circuit 
configurations like the one in Fig. 3.15 (a), based on the proposed operating 
principle, will be shown. 
3.5.1.1. Experimental thermal behavior of Vth and m 
Several works related to low-power voltage references, in which subthreshold 
operated MOSFETs are involved, consider, at a first approximation, m independent 
of temperature (e.g. see [18], [55], [56]). 
The m dependence on temperature for three NMOSs belonging to the same 
voltage reference dies and with a W/L of 12 µm / 50 µm, have been measured. The 
results have been reported in Fig. 3.16. Varying the temperature from 25 °C to 
125 C the maximum deviation of m from the mean value evaluated at 25°C is 
0.086, that is a variation of only 7% or 715 ppm/°C. Since in (3.54) VT(T), Vth(T) 
and µ(T) introduce a much more stronger dependence on temperature, the 
subthreshold slope parameter can be assumed independent of temperature, in the 
operating principle section.  
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For what it concerns the Vth dependence on temperature, in order to study the 
accuracy of the approximation reported in (3.55), the Vth dependence on 
temperature for NMOSs with a W/L of 12 μm / 50 μm has been measured. In such 
analysis it has been set VBS=0 V.  
The threshold voltage at room temperature, Vth(T0), predicted by the model is 
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Fig. 3.17 – Measured and predicted Vth dependence on temperature. 
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Fig. 3.16 – NMOS m-T characteristic 
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320 mV, only 1.5 mV higher than the measured mean value over a set of 40 
NMOSs. 
In Fig. 3.17 the ΔVth(T)=Vth(T)-Vth(T0) temperature dependence of the three 
NMOSs previously considered and the one predicted by the model, for the CMOS 
process UMC 0.18 μm, is shown. 
3.5.2. Electrical configurations 
The developed temperature compensation technique has been employed in the 
design and implementation of three voltage references in the 0.18 μm UMC CMOS 
technology. 
TABLE 3.1 summarizes information about the technology chosen to implement the 
proposed circuit. In particular, the table contains the allowed voltage ranges and 
the threshold voltage values of both Standard Vth (SVT) and High Vth (HVT) 
MOSFET models. 
Table 3.1 
Small-signal MOSFET parameters 
Technology UMC 0.18-μm CMOS process. 
 Voltage range Vth-NMOS Vth-PMOS 
SVT-MOSFET 0 V VGS, VDS, |VBS| 1.8 V 0.320 V -0.456 V 
HVT-MOSFET 0 V VGS, VDS, |VBS| 3.3 V 0.600 V -0.720 V 
 
3.5.2.1. Voltage reference 1 
The architecture of the proposed voltage reference 1 is illustrated in Fig. 3.18. The 
self-biased current source has no resistors and works with all MOSFETs in the 
subthreshold region. It generates the current to be injected in the load transistor 
(M10) branch. A start-up circuit has been added as a precautionary measure to 
ensure bias in the desired state. 
TABLE 3.2 shows the size of transistors in the current reference, in the active load 
and in the start-up circuit. The number of parallel MOSFETs used in the circuit 
layout has also been reported. 
3.5.2.1.1. Current reference 
The purpose of the current generator in Fig. 3.18 is to provide a current, as 
independent as possible of supply voltage variations, which compensates 
temperature effects on VREF. A current reference configuration capable of 
generating a current almost independently of VDD is the self-biased configuration. 
A current in the form (8) can be obtained taking into account a linear combination 
of  NMOS VGS voltages in the subthreshold region. Among the possible solutions 
for the current reference we chose a self-biased configuration where only three 
subthreshold operated NMOSs, M1-3, perform such VGS combination, giving 
 2 1 3GS GS GSV V V  . (3.66) 
In the current reference, PMOSFETs M5 and M7 form a subthreshold current mirror 
providing ratioed currents I2/I1=(W/L)7/(W/L)5=a. All the transistors in the proposed 
solution are SVT-MOSFETs, except for M2 and M1S, which are HVT-MOSFETs. 
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Table 3.2 
Transistor sizes of the current reference, the active load and the start-up 
circuit 
Transistor Value (W/L) 
M1 8 μm / 50 μm 
M2 100 μm / 24 μm = (50 μm / 24 μm)  2 
M3 2 μm / 2 μm 
M5 68 μm / 50 μm = (17 μm / 50 μm)  4 
M7 52 μm / 50 μm = (26 μm / 50 μm)  2 
M9 97 μm / 29 μm = (48.5 μm / 29 μm)  2 
M10 1.5 μm / 50 μm 
M1S 0.5 μm / 50 μm 
M2S 0.5 μm / 50 μm 
M3S 0.5 μm / 1 μm 
 
Fig. 3.18 – Voltage reference 1 circuit configuration. 
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M4S 0.5 μm / 100 μm 
M5S 1 μm / 50 μm 
M6S 1 μm / 50 μm 
M7S 1 μm / 50 μm 
 
In order to ensure subthreshold operation for the whole current source, for M2 a 
high Vth device was chosen. Using (3.54), (3.66) becomes 
 2 2 12 3 12 2 2
2 2 3 3 1 1
ln ln lnT th T T
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, (3.67) 
where ΔVth=Vth1+Vth3-Vth2. Assuming that electron mobilities in (3.67) are identical 
(µ µ1 µ2 µ3) and using I2=aI1, the current flowing in the left branch of the current 
generator can be evaluated from (3.67) as 
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wherein, 
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Considering the Vth thermal behaviour shown in (3.55), it can be concluded that the 
subthreshold current reference architecture in Fig. 3.18 generates a current in the 
form (3.63). 
The stability of VREF with VDD variations mainly depends on the current generator’s 
insensitivity to supply voltage variations. This characteristics is achieved by means 
of the self-biased current source architecture, where the high impedance elements 
per branch (M7 and M1) are capable of absorbing supply voltage variations leaving 
their current almost unchanged [44].  
Significant improvement of the reference voltage line sensitivity and the power 
supply rejection ratio (PSRR) can be obtained by using an additional current mirror, 
in the self biased current reference circuit [55]. The use of additional current mirrors 
in the current generator, which add transistors in stack increasing the minimum 
achievable VDD, were avoided.  
3.5.2.1.2. Start-up circuit 
Self-biased current generators and, generally, all the circuits with two possible DC 
operating points need a start-up circuit [44,61]. In the case of self-biased 
references, a degenerate bias point can occur if, for example, transistors carry zero 
current. They may remain off indefinitely because the loop can support a zero 
current in both branches. 
Basically, a start-up circuit checks a possible zero current condition and by 
injecting current in a suitable point forces the circuit to move from zero state and 
brings it to the correct point of operation. 
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In Fig. 3.18, PMOS MS2 checks the current generator. In case it is zero, the current 
injected in M1S is zero too and VGSS1=0 V. The gate of MS1 is connected to the input 
of an inverter which, for a low input gives a high output. The output of the inverter 
coincides with the gate of M3S, whose source and drain terminal goes to ground 
and VDD voltage in case of zero current in the current reference branches. In that 
case, therefore, M3S starts injecting a current in both current generator branches, 
thus allowing it to leave the zero current state. In normal conditions, M2S injects a 
current in M1S that provides a high input to the inverter, so that transistor M3S 
remains OFF. 
The main drawback of start-up circuits is that they dissipate power even when they 
are not working, i.e. the self-biased works properly. Several solutions have been 
developed to reduce power consumption in start-up circuits [62, 63]. In the 
proposed voltage reference the start-up circuit current consumption has been 
drastically reduced by mirroring a current in M2S more than one hundred times 
lower (see current mirror sizes in TABLE 3.2) than that injected in the three 
branches of the current reference and the active load. Moreover, two 
diode-connected PMOSs (M6S,7S) have been added in the inverter branch to reduce 
the current consumption due to start-up. Therefore, thanks to a proper 
dimensioning of the start-up circuit used in the proposed voltage references, the 
power dissipation of the start-up section can be neglected when compared to that 
of the whole circuit. 
Furthermore, the proposed circuit configurations have been fabricated with and 
without the start-up circuit. From measurements, the same behavior of both 
topologies has been observed. In particular none of the circuits without start-up has 
entered in the zero current state, as usually expected for a voltage references 
based on self-biased current generator. Since the proposed voltage references 
operate with very low current, in the order of few nA, it is possible that the zero 
current state in the self-biased architecture becomes not as stable as it is when 
biased with currents in the order of mA or μA. This could lead to reconsider the 
voltage reference design techniques, in particular the need of a start-up section, 
when operating with extremely low current levels. 
Finally, bearing in mind that the power consumption of the start-up circuits is 
negligible when compared with the whole power dissipated in the proposed voltage 
references, the only drawback owed to the start-up section in such case is related 
to the additional silicon area occupation. 
3.5.2.1.3. Active load 
The generated current is then mirrored into a diode connected transistor through 
M9. The current mirror gain can be expressed as I10/I1=(W/L)9/(W/L)5=c. Therefore, 
with M10 working in the subthreshold region, the reference voltage becomes, from 
(3.54) and (3.68), 
 1 1010 10
10
ln mREF th T th
m
mcV V m V Q V
S
       
. (3.70) 
The temperature dependence of the reference voltage is firmly related to the 
thermal behaviour of VT and Vth. As already obtained in [55, 57, 18], the reference 
voltage is a linear combination of quantities depending on Vth, hence with a CTAT 
behavior, and on VT=kBT/q. It is possible, therefore, to dimension the MOSFETs in 
the circuit configuration in order to achieve the zero TC of VREF. 
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According to the linear approximation made in (3.55), setting VREF/T=0, a value of 
(W/L)10 for temperature compensation can be extracted as, 
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,
(3.71) 
where K=kt1,1+kt1,3-kt1,2 (kt1,i and kt2,i are the threshold voltage temperature 
coefficients of the i-th transistor). 
Hence, satisfying (3.70), VREF becomes, 
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, (3.72) 
the term indicated in square brackets ensures subthreshold operation of M10. 
As is clear from (3.72), the reference voltage value only depends on process 
parameters. A simpler expression for VREF_OPT can be obtained considering that, as 
usual, the m parameters of different NMOSFETs biased in the subthreshold region 
have similar values (then m10/m1) and kt1,1kt1,2kt1,3kt1,10. Therefore, the 
reference voltage value can be approximated to the threshold voltage difference 
between an HVT-NMOS (Vth2) and an SVT-NMOS (Vth1 or Vth3). For the chosen 
technology this difference is enough for the subthreshold operation of M10 and, 
consequently, it is possible to exploit the temperature compensation theory 
developed in the first section. The mean reference voltage measured is 257.5 mV, 
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Fig. 3.19 – Simulated Vth dependence channel length for a 1.8 V NMOS. 
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about 23 mV lower than the roughly predicted value. This difference is mainly due 
to the increase of the threshold voltage of M3 caused by both body effect and the 
effect of lateral pocket implants (M3 has a medium channel length of 2 μm). The 
simulated Vth dependence on channel length for a SVT-NMOS with W=10 μm is 
shown in Fig. 3.19. 
The active load aspect ratio, for temperature compensation, predicted by (14), for 
the chosen technology, neglecting the body effect on M3, is 0.0273, while the one 
chosen after circuit simulation for temperature coefficient optimization, is 
(W/L)10=1.5 μm/50 μm=0.030. The good agreement confirms the validity of the 
proposed theoretical approach for subthreshold temperature compensation. 
3.5.2.1.4. Minimum current consumption 
The minimum current consumption is not limited by the operating region of 
transistors inside the proposed configuration. Thanks to subthreshold operation, all 
|VGS| values are smaller than the absolute value of MOSFET threshold voltages. 
Recalling (3.54), it can be stated that, in principle, there is no lower limit for the 
current supplied in the subthreshold voltage reference of Fig. 3.18. Nevertheless, 
the proposed temperature compensation technique imposes a lower bound for the 
generated current, as explained in the following.  
The total current drawn from the power supply, neglecting the current flowing in the 
start-up circuit, can be expressed as the sum of the currents injected into the 
current source and the active load branches, 
  1 11DDI I a c I B    . (3.73) 
From (3.68) and (3.71), IDD can be rewritten as, 
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wherein A and E are the process and temperature dependent parameters found in 
(3.68) and (3.71), respectively, 
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, (3.75) 
The remaining terms in (3.74) only rely on MOSFET aspect ratios. In order to 
reduce the power consumption, while compensating temperature effects on the 
reference voltage, the load aspect ratio resulting from (3.71) should not exceed the 
minimum derivable for the technology chosen: WMIN/LMAX. Moreover, to further 
reduce IDD, the term B has to be minimized (from (3.73), BMIN1), whereas the 
current mirror gain c has to be maximized (i.e. cMAX=(WMAX/LMIN)/(WMIN/LMAX)).  
3.5.2.1.5. Minimum supply voltage 
Considering the voltage reference configuration in Fig. 3.18, the supply voltage will 
redistribute as a sum of a VDS and a VGS in the branches of both current reference 
and active load. Although subthreshold operation does not limit the minimum VGS 
achievable, in order to generate a current and hence a reference voltage, as 
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independent as possible of VDD variations, the high impedance transistors (i.e. M1, 
M7 and M9) should absorb at least a VDS4VT . The maximum working temperature 
of the proposed circuit is 125 °C, therefore, the minimum VDS value able to ensure 
proper operation, even at that temperature, becomes 4VT=137 mV. Consequently, 
by generating a current (3.68) so that, in each branch, VGS<<4VT, a minimum 
supply voltage of 4VT can be achieved with a similar voltage reference architecture 
regardless of the process technology chosen. 
Nevertheless, in our specific case, the gate-to-source voltage of M10, obtained for 
temperature compensation, is process dependent and its value cannot be 
minimized. So, the minimum VDD, ensuring a |VDS|>4VT for M9, will be 
 _ 4DDMIN REF OPT TV V V  . (3.76) 
Since the mean reference voltage measured is 257.5 mV, it follows that VDDMIN , for 
the subthreshold circuit configuration in Fig. 3.18, will be equal or higher than 
395 mV, considering the thermal voltage value at the maximum operating 
temperature. Obviously, the higher VDDMIN, the more accurate the approximation 
done in (3.54) for M9 and, as a consequence, the smaller  the circuit line sensitivity. 
From measurements, proper operation was observed with VDD450 mV, which is 
the smallest obtained so far for voltage reference circuits. 
3.5.2.1.6. Sensitivity to supply voltage variations 
A common parameter used for the evaluation of the reference voltage sensitivity to 
VDD variations is the line sensitivity. It is defined as LS=(ΔVREF/ΔVDD)/ VREF (%), 
where ΔVDD is the VDD range of operation (1.8 V-0.45 V=1.35 V for the proposed 
circuit), ΔVREF is the absolute variation of the reference voltage, in the VDD range 
considered, and VREF stands for the mean output value. The line sensitivity 
optimization starts from the minimization of ΔVREF. From Fig. 3.18and 3.18, it is 
clear that it can be easily translated in the minimization of I10 variations. 
Neglecting the effect of the term in square brackets in (2.3) (i.e. considering a 
VDS4VT), we can rewrite the subthreshold drain current, highlighting the VDS 
dependence, 
 exp expGS D DSD S
T T
V VI I
mV mV
           , (3.77) 
in which IS summarizes the product between the aspect ratio and the process and 
temperature parameters found in (2.3) and λD is the drain-induced barrier lowering 
(DIBL) factor. Subthreshold operated MOSFETs do not suffer from channel length 
modulation, therefore, for VDS4VT, ID will depend on VDS only because of the DIBL 
effect. As is well known, the DIBL effect significantly decreases with increasing 
channel length. 
The ΔVDD will cause a ΔVDS=VDSMAX-VDSMIN on the high impedance transistor in the 
branch. Assuming constant VGS, the resulting ID variation will be characterized by a 
maximum to minimum ratio IDMAX/IDMIN=exp(λDΔVDS/mVT). Recalling (3.54), the 
ΔVREF owing to VDD variations can be written as, 
 1010 *ln
DMAX
REF T D DS D DS
DMIN
mIV m V V V
I m
          , (3.78) 
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where m* is the subthreshold slope factor of the high impedance transistor. 
Therefore, the line sensitivity can be rewritten as, 
 % %DSD D
REF DD REF
VLS
V V V
   , (3.79) 
As expected, for line sensitivity minimization, the high impedance transistors in the 
proposed configuration (i.e. M1, M7, M9) should be as long as possible, in order to 
improve the stability of the generated current and, therefore, the one of VREF. 
The result found in (3.79) not only gives a quick evaluation of the expected line 
sensitivity of the proposed voltage reference configuration, but can also be 
extended to every voltage reference architecture operated in subthreshold region, 
where only one high impedance transistor per branch is present. Such 
architectures are very common in ultra low voltage solutions, where the reduction 
of transistor stacks helps in lowering the minimum VDD achievable. In [18], where a 
two-transistor stack per each branch is present, a minimum VDD of 0.9 V was 
attained. 
The DIBL factor was measured for a PMOS of the same channel length as M9, the 
transistor that absorbs VDD variations in the active load branch, obtaining a λD of 
about 0.001. From (3.79), therefore, the expected LS is 0.388 %/V, only 13% 
different from the measured mean line sensitivity, due mostly to the subthreshold 
slope factor difference between PMOS and NMOS, which has been assumed 
equal in (3.78). 
3.5.2.1.7. Process variations 
The generated voltage (3.78) is a linear combination of threshold voltages 
parameters. As usually happens in low-power CMOS integrated voltage references 
[18, 55-57], the reference voltage is process dependent. Thus, neglecting matching 
errors in (3.78), the accuracy of the output voltage is mainly due to the accuracy of 
threshold voltages of transistors M1, M3, M2, M10. Process variations are generally 
distinguished in WIthin Die (WID or intra-die) variations and Die to Die (D2D or 
inter-die) variations [55]. The first type of variations causes mismatch between 
transistors of the same chip and influences the relative accuracy of transistor 
parameters. Careful layout techniques [64] and large transistor W/L [61], can help 
to reduce those effects. D2D variations, instead, influence the absolute accuracy of 
transistor parameters and their effects are not compensated in the proposed 
configuration. 
Threshold voltage measurements over a set of 40 SVT-NMOSs, with a W/L of 
12 μm / 50 μm, were performed. Each transistor belongs to a different die and is 
placed within the same voltage reference dies. The Vth distribution is shown im 
Fig. 3.20. 
The average and the standard deviation values obtained are 318.5 mV and 
6.7 mV, respectively. Expressing VREF_OPT as the threshold voltage difference 
between an HVT-NMOS and an SVT-NMOS, the standard deviation of VREF_OPT 
(σVREF) can be approximated with, 
 2 2VREF HVT SVT    , (3.80) 
where σHVT and σSVT are the Vth standard deviations of an HVT-NMOS and an 
SVT-NMOS, respectively. In (3.80) has been implicitly assumed that the variation 
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processes of the two Vths are independent, i.e. their covariance is zero. Moreover, 
assuming that σHVT=σSVT=σVth, it is easy to evaluate the standard deviation of the 
voltage reference as, 
 2
thVREF V
  , (3.81) 
The σVREF obtained from (3.81) is 9.5 mV, only 0.5 mV lower than the measured 
one. This testifies that the main contributor to the voltage reference inaccuracies 
are the NMOS threshold voltage variations. 
On the other hand, since the threshold voltage dependence of temperature, Vth/T 
has small dependence on process variations, as demonstrated in [55], even the 
temperature coefficient of the reference voltage will benefit from a similar behaviour 
with process variations. 
3.5.2.1.8. Circuit layout 
The circuit has been implemented in UMC 0.18 μm, 1.8 V/3.3 V, CMOS process. 
The photo of the chip wherein the circuit has been included is shown in Fig. 3.21. 
In the chip are also present the other voltage reference configurations, with and 
without start-up. NMOS and PMOS sections indicate the transistors used for the 
experimental characterization, i.e. threshold voltage and subthreshold slope 
parameter extraction. The sizes of the chip are 1.5 mm  1.5 mm, these are the 
allowed minimum sizes by the Multi Project Wafer of the Europractice service for 
the UMC 0.18 μm technology.  
Due to the passivation layer, is not possible to see the underneath layers. The 
circuit layout realized with Cadence Virtuoso is reported in Fig. 3.22. Each voltage 
reference needs three pads: ground, power supply and output reference voltage. 
As ESD protections a reverse biased MOSFET diode has been placed between 
VDD and ground pads. Clamp diodes has been used as protection against voltage  
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Fig. 3.20 – Measured distribution of Vth over a set of 40 SVT-NMOS. 
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Fig. 3.21 – Chip photo. 
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Fig. 3.22 – Layout of the chip. 
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peaks on the reference voltage pad, as shown in Fig. 3.22 (a).Drain-body 
pn-junctions have been employed as clamp diodes (Fig. 3.22 (b)). 
A zoom of the circuit layout on the voltage reference 1 with start-up circuit is shown 
in Fig. 3.24. The circuit area overhead due to the start-up section is only a small 
fraction of the whole circuit. The occupied chip area is just 0.0430 mm2, thanks 
mainly to the reduced number of transistors in the core of the circuit. 
 
(a)     (b) 
Fig. 3.23 – (a) Clamp diodes against voltage overshoots, (b) MOSFET 
implementation. 
 
Fig. 3.23 – Layout of the proposed voltage reference 1. 
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3.5.2.2. Voltage reference 2 
The architecture of the proposed voltage reference 2 with start-up [75] is shown in 
Fig. 3.24. The circuit configuration is very similar to that of voltage reference 1. The 
same start-up circuit has been employed. The operating principle for temperature 
compensation is the same adopted previously. Indeed, the current reference 
generates a current (in the form (3.68)) based on the VGS combination of transistors 
M1-3 and injects it into the active load. Transistor sizes of the current reference and 
the active load are reported in table 3.3. Similar design considerations done for the 
previous configuration are valid for the voltage reference 2. 
The main difference is the presence of the high impedance transistor M4 in the left 
branch of the current reference. 
3.5.2.2.1. Improved self-biased current reference configuration 
A useful parameter for describing the variation of the output voltage with the power 
supply is the sensitivity, 
 REF REF REFDD DD REF
V I VREF REF REF REF REF REF
V V I
DD DD DD DD REF REF
V V I I V VS S S
V V V V I I
       , (3.82) 
For the circuit proposed is helpful to consider the sensitivity of the reference 
voltage as the product of two sensitivities (as shown in the relations above): the 
one of the reference current with the power supply and the sensitivity of the 
reference voltage with the generated reference current. In order to improve the 
sensitivity of the circuit these two sensitivities should be reduced. 
 
 
Fig. 3.24 – Voltage reference 2 circuit configuration. 
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Table 3.3 
Transistor sizes of the current reference and the active load of the voltage 
reference 2. 
Transistor Value (W/L) 
M1 12 μm / 50 μm = (6 μm / 50 μm)  2 
M2 36 μm / 30.5 μm = (12 μm / 36.5 μm)  3 
M3 1.5 μm / 1.5 μm 
M4 12 μm / 50 μm = (6 μm / 50 μm)  2 
M5 26 μm / 50 μm = (13 μm / 50 μm)  2 
M7 26 μm / 50 μm = (13 μm / 50 μm)  2 
M9 40 μm / 50 μm = (20 μm / 50 μm)  2 
M10 6 μm / 50 μm 
 
In the voltage reference 1 configuration, only one high impedance transistor per 
branch is present in the current generator, therefore, the only way to reduce the 
IREF sensitivity to VDD variations ( REF
DD
I
VS ) is to use channel lengths as long as 
possible for those transistors.  
Nevertheless, changing circuit configuration it is possible to significantly reduce 
REF
DD
I
VS . In fact, using a cascode-like current mirroring scheme in the self-biased 
current reference allowed to significantly improve the overall line sensitivity. In 
particular M4 in Fig. 3.24 acts as a cascode device, it shields M1 from VDD 
variations. It is worth pointing out that M1 is involved in the current generation: in 
the configuration of Fig. 3.24 the VGSs combination that leads to the generation of 
current (3.68) remains (3.66). In the voltage reference 1 the drain current of M1 can 
vary according to VDD variations, because of DIBL effect, in the new circuit 
configuration the ID1 variation is significantly reduced since the ΔVDS of M1 due to a 
ΔVDD is dramatically reduced thanks to the additional cascode device M4. This at 
the cost of the additional voltage headroom consumed by M4. 
HSPICE simulation results of the sensitivities in (3.82) are shown in Fig. 3.25 and 
3.26 for voltage reference 2 and 1, respectively. With VDDs higher than the VDDmin 
for correct operation (0.45 V in voltage reference 1 and 0.6 V in voltage reference 
2), the sensitivities of VREF to IREF variations ( REF
REF
V
IS ) are quite similar for both circuit 
configurations, since the active load branches are the same as well as the channel 
lengths of the high impedance element in that branch. Significant reduction of 
REF
DD
I
VS  with the new current reference configuration is obtained. The overall 
sensitivity of VREF to VDD variations in voltage reference 2 is roughly reduced by a 
factor 10x with respect to the other configuration. This result will be verified by line 
sensitivity measurements in the experimental results paragraph. 
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V V IS S S  versus VDD for voltage reference 2. 
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3.5.2.2.2. Circuit layout 
Circuit layout of the voltage reference 2 with and without the start-up section have 
been implemented in the UMC 0.18 μm process. The circuit layout with start-up 
circuit is shown in Fig. 3.27. The occupied chip area is 0.0298 mm2. 
3.5.2.3. Voltage reference 3 
The circuit configuration of the voltage reference 3 is directly derived from the 
subthreshold PTAT current reference proposed in [36]. Furthermore, when 
operated with saturated MOSFETs in strong inversion, the current reference 
presented in [36] is the well known β–multiplier. The circuit schematics and the 
MOSFET sizes are shown in Fig. 3.28 and TABLE 3.4, respectively. Again, the 
temperature compensation technique is the same developed before as the start-up 
circuit. Transistors M1-3 perform the VGSs combination for the generation of the 
current in the form (3.68). Transistors M1 and M1S are HVT-MOSFETs, while the 
other transistors within the circuit are SVT-MOSFETs. Only one high impedance 
transistor per branch absorbs VDD variations, therefore the same line sensitivity of 
voltage reference 1, if same channel lengths for M1,7,9 are used, is expected. 
3.5.2.3.1. Circuit layout 
The circuit layout of voltage reference 3 has been implemented in the UMC 
0.18 μm CMOS process and is shown in Fig. 3.29. Only the configuration with the 
start-up circuit has been fabricated for that configuration. The occupied chip area is 
0.0322 mm2. 
 
Fig. 3.27 – Layout of the proposed voltage reference 2. 
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Table 3.4 
Transistor sizes of the current reference and the active load of the voltage 
reference 3. 
Transistor Value (W/L) 
M1 12 μm / 50 μm = (6 μm / 50 μm)  2 
M2 36 μm / 30.5 μm = (12 μm / 36.5 μm)  3 
M3 1.5 μm / 1.5 μm 
M5 26 μm / 50 μm = (13 μm / 50 μm)  2 
M7 26 μm / 50 μm = (13 μm / 50 μm)  2 
M9 40 μm / 50 μm = (20 μm / 50 μm)  2 
M10 6 μm / 50 μm 
 
Fig. 3.28 – Voltage reference 3 circuit configuration. 
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3.5.3. Experimental results 
DC measurements were performed at wafer-level DC using a Cascade SUMMIT 
11861B prober equipped with a Temptronic chuck temperature controller and a 
Keithley 4200-SCS semiconductor parameter analyzer. Noise measurements were 
performed connecting the prober to the National Instruments PXI-4472 dynamic 
signal acquisition module, equipped with anti-aliasing filters. 
In this section, measurement results of the three proposed voltage reference 
configurations are presented and discussed. Voltage references 1 and 2 have 
been implemented with and without the start-up circuit. Since no particular 
differences between the two configurations in terms of performance and power 
consumption have been observed, only measurements of one typology (with 
start-up) are discussed in detail, while measurements of the other typology are 
simply shown. 
3.5.3.1. Voltage reference 1 
A set of 40 prototypes implemented in UMC 0.18 μm, 1.8V/3.3 V, CMOS process, 
were measured at wafer-level. In this section, measurement results of a chip with 
typical behaviour are firstly discussed. Since voltage reference 1 presents the best 
TC and the lowest power consumption, among the proposed circuits, such results 
are compared with the best performing low-power low-voltage solutions found in 
the literature. Subsequently a statistical analysis of the performance, regarding the 
40 samples fabricated, is presented. As a typical performance chip, the one with 
 
Fig. 3.29 – Layout of the proposed voltage reference 3. 
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the median temperature coefficient (TC) was chosen, since it is, commonly, the 
most critical figure of merit for voltage reference circuits. However, as will be clear 
from statistical analysis, those typical results are very close to the average ones. 
In Fig. 3.30, the VREF-VDD characteristic at room temperature is reported. The circuit 
starts working properly with VDD=0.45 V. In the supply voltage range from 0.45 V to 
1.8 V a mean reference voltage of 263.5 mV is generated. In this supply voltage 
range, the output voltage changes at most by 1.6 mV, thus leading to a line 
sensitivity of 0.440 %/V. 
The current consumption changes slightly with VDD, at room temperature it varies 
from 7.0 nA to 7.9 nA in the supply voltage range under consideration. Therefore, 
under the above-mentioned operating conditions, the minimum power consumption 
is just 3.2 nW. In Fig. 3.31 (a) the measured values of the current drawn from the 
power supply, in the temperature range between 0 °C and 125 °C, are shown. The 
supply current increases with temperature according to (3.68), reaching 36.0 nA at 
VDD=0.45 V@125 °C, and 40.8 nA at VDD=1.8 V@125°C. 
The reference voltage dependence on temperature is shown in Fig. 3.31 (b). 
Averaging the VREF variation on the VDD range considered, it results ≈4.7 mV, 
leading to an average TC of 142 ppm/°C. From Fig. 3.31 (b), it is clear that the TC 
is quite independent of VDD. 
The measured and simulated PSRR values at room temperature, at minimum 
supply voltage, are illustrated in Fig. 3.32. Because of the very high value of the 
output impedance of the circuit, PSRR measurements have been performed by 
connecting the voltage reference output to a CMOS operational amplifier 
(TLC2201). Indeed, from post-layout simulations, the evaluated output impedance 
 
Fig. 3.30 – Measured output voltage as a function of power supply at room 
temperature and zoom in the VDD operating range.
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(ZOUT) is 55 M//0.3 pF, higher than typical input impedance of commercial 
oscilloscope probes. The opamp input capacitance (CIN) is about 20 pF 
(considering packaged amplifiers, generally, CIN does not go below 10 pF) and 
forms a low-pass filter with ZOUT having a -3 dB frequency of 144 Hz. For this 
reason, the high output impedance of the circuit did not allow an accurate 
measurement of the PSRR for frequencies above 30 Hz. However, from Fig. 3.32, 
it is clear that the simulation results are in good agreement with the measurements 
obtained.  
The measured equivalent output noise amplitude, without filtering capacitors, is 
shown in Fig. 3.33. At 10 Hz its value is 2.3 μV/√Hz and the root mean square 
voltage noise, measured in a bandwidth from 0.1 Hz to 10 Hz, reported in Fig. 3.34, 
is 22.0 μV.  
It is clear that the designed circuit can only drive high impedance loads such as the 
capacitive loads offered by MOSFET-based comparators or buffers. Most often 
voltage references do not drive directly loads, as in the case of voltage supply 
circuits [58]. 
TABLE 3.5 summarizes the measurement results of the typical performance chip 
and compares them with the best low voltage, low power voltage references found 
in literature, implemented in standard CMOS process. From the comparison it 
results that the proposed configuration achieves the lowest supply voltage and 
current dissipation, thus leading to at least a 10 reduction in power consumption 
with respect to the other proposed solutions. Moreover, those results are obtained  
 
Fig. 3.31 – (a) Supply current versus temperature for different supply voltages. 
(b) Temperature dependence of the generated reference voltage for different 
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Fig. 3.33 – Measured equivalent output noise (V/√Hz)from 0.1 Hz to 10 Hz. 
 
Fig. 3.32 – PSRR at room temperature, for VDD=0.45V 
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while preserving competitive line sensitivity, temperature coefficient, PSRR and 
area occupation. 
Measurements were carried out over a set of 40 and 38 samples for configuration 
with and without start-up circuit. In TABLE 3.6, a brief summary of the statistical 
analysis results, reporting most relevant figures of merit, is given. In particular 
mean (µ) and standard deviation () values of the temperature coefficient (TCAVG), 
the line sensitivity (LS), the power consumption at VDD=0.45 V (PDISS) and the 
reference voltage (VREF) at room temperature were reported. TCAVG and VREF refer 
to the averaged values on the VDD range considered.  
In Fig. 3.35 the distributions of these parameters for the circuits with the start-up 
section are shown. To our knowledge, detailed statistical information about key 
performance indicators like TC, LS or power consumption, are not given in works 
concerning low power voltage references. For this reason it was not possible to 
compare the statistical results in detail. 
The mean power consumption at the minimum VDD and at room temperature is 
2.6 nW and  it remains lower than 5 nW in the worst case (see Fig. 3.35 (a)). 
However, even in that case, the proposed circuit continues to achieve the lowest 
power consumption, considering that the best low power solutions reported in 
literature do not go below 23 nW [56]. 
The line sensitivity distribution, in the VDD range from 0.45 V to 1.8 V, is shown in 
Fig. 3.35 (b) and the mean value is 0.444 %/V. It varies from a minimum value of 
0.329 %/V to a maximum value of 0.606 %/V. 
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Fig. 3.34 – Output noise fluctuations versus time corresponding to a 
measurement bandwidth from 0.1 Hz to 10 Hz. 
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Table 3.5 
Comparison with low-voltage low-power CMOS Voltage References 
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Table 3.6 
Statistical analysis of performance of voltage reference 1 
Configuration and number of 
samples 
With start-up  
40 
Without start-up 
38 
 µ  µ  
TCAVG (ppm/°C) 165 100 183 135 
LS (%/V) @ 25°C 0.444 0.058 0.434 0.066 
Pdiss (nW) @ 0.45V & 25°C 2.6 0.7 3.3 0.8 
VREF (mV) @ 25°C 257.5 10.0 265.6 9 
 
The best TCAVG is 39 ppm/°C, which means an average variation of the output 
voltage of 1.2 mV in the temperature range from 0 °C to 125 °C. The worst TCAVG 
(357 ppm/°C), instead, gives an average variation of about 12 mV.  
From Fig. 3.35 (c) it is evident that the TC is the quantity with the largest 
dispersion, indeed, the  coefficient of variation σ/µ is 61%. The temperature 
 
 
Fig. 3.35 – Distributions of the most relevant figures of merit for the 40 
measured samples: (a) Power consumption @ 25 °C and VDD=0.45 V. (b) Line 
sensitivity @ 25°C. (c) Temperature coefficient. (d) Generated voltage 
reference @ 25°C. 
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coefficient is a very sensitive parameter, in [48] a 4-bit trimming network is used to 
optimize it, by changing resistor values after fabrication.  
Fig. 3.35 (d) shows the distribution of VREF at room temperature. The σ/µis 3.9%, 
such spread in reference voltage is higher in the proposed circuit than when using 
BGRs, e.g. in [65] the σ/µ is around 1.5%. However, the proposed solution exhibits 
a power consumption and a minimum supply voltage significantly lower compared 
to bandgap-like circuits. 
3.5.3.2. Voltage reference 2 
Measurements over a set of 37 and 35 samples of voltage reference 2 with and 
without start-up circuit, respectively, were carried out. A significant improvement in 
line sensitivity has been observed. As expected from sensitivity simulations (see 
paragraph 3.5.2.2) the line sensitivity in such case improved roughly by a factor 10 
with respect to voltage reference 1. In Fig. 3.36 the VREF-VDD characteristics is 
shown and a zoom in the operating VDD range is also provided. In the VDD range 
[0.6;1.8] V, VREF varies just a few tenths of millivolts, thus leading to a line 
sensitivity of 0.065 %/V. Notwithstanding, adding a transistor in the stack of the left 
branch of the current reference (see Fig. 3.24), increased the VDDmin from 0.45 V to 
0.6 V. 
TABLE 3.7 summarizes the measurement results, providing mean and standard 
deviation values of the most relevant figures of merit. Again, no particular 
differences have been observed between the behaviors of circuits with and without 
start-up. Although the circuit shows a remarkable insensitivity to VDD variations, 
unfortunately the temperature coefficient does not follow the same trend. The TC of 
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Fig. 3.36 – Measured VREF-VDD and zoom in the VDD operating range 
[0.6:1.8] V. 
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voltage reference 2 is around three times higher than that measured on voltage 
reference 1, even though the temperature compensation technique employed is 
the same. In order to discover the worst case behavior of the circuit, process 
corner simulations of the post-layout circuit configuration were performed before 
fabrication. Nevertheless they showed a worst case TC of only 32 ppm/°C.  
Table 3.7 
Statistical analysis of performance of voltage reference 2 
Configuration and number of 
samples 
With start-up  
37 
Without start-up 
35 
 µ  µ  
TCAVG (ppm/°C) 462 134 463 141 
LS (%/V) @ 25°C 0.065 0.041 0.070 0.047 
Pdiss (nW) @ 0.45V & 25°C 22.3 5.4 21.9 5.3 
VREF (mV) @ 25°C 259 9.8 258.3 9.8 
 
Probable mispredictions of the subthreshold behavior with the employed 
BSIM3v3.2 models might have occurred. However, as usually happens in the 
design of integrated circuits, a satisfactory result in post-layout simulations is still 
no guarantee for a completely successful product (there is no substitute for “real 
silicon”). 
Power consumption is higher than the previous solution, while VREF spread remains 
quite similar. 
3.5.3.2. Voltage reference 3 
A set of 39 samples of voltage reference 3 have been fabricated and tested. 
Measurement results are shown in TABLE 3.8.  
Even in this case, the measured TC is significantly different from those predicted 
by post-layout simulations. The worst case TC from process corner simulations is 
about 20 ppm/°C. Line sensitivity remains similar to that measured on voltage  
Table 3.8 
Statistical analysis of performance of voltage reference 3 
Configuration and number of samples With start-up  37 
 µ  
TCAVG (ppm/°C) 246 134 
LS (%/V) @ 25°C 0.357 0.041 
Pdiss (nW) @ 0.45V & 25°C 15.4 5.4 
VREF (mV) @ 25°C 242.1 9.8 
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reference 1, indeed, in the circuit configuration of the current reference only one 
transistor per branch absorbs VDD variation as for voltage reference 1. 
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4. SUBTHRESHOLD OPERATIONAL AMPLIFIER DESIGN 
4.1. Introduction 
Lowering the supply voltage is the main approach to reduce power consumption in 
digital electronic circuits. Moreover, considering relentless device dimension 
scaling, reliability issues make supply voltage reduction necessary. Nevertheless, 
reducing the supply voltage poses significant challenges in designing operational 
amplifiers (op-amps), which are almost always present in analog sections of 
modern mixed-signal integrated circuits. For this reason, op-amp design has 
become a crucial aspect in order to put to use potential benefits guaranteed by 
technology scaling. 
Different techniques were developed to implement op-amps working at very low 
supply voltage, such as the use of charge pumps, the use (where possible) of the 
MOSFET body terminal as signal input or as biasing terminal to lower the device 
threshold voltage, and the use of transistors operating in subthreshold (or weak 
inversion) region [66]-[70]. Subthreshold design is particularly gaining attention [67] 
[69], [70] to implement ultra low-voltage low-power amplifiers characterized by 
larger output swing and lower bias current with respect to traditional amplifiers 
working in saturation region. 
In this chapter, well-defined design guidelines to build efficient subthreshold 
op-amps are provided. Subsequently, measurement results of an op-amp designed 
exploiting such guidelines are shown. The rest of the paper is organized as follows. 
In the next paragraph ultra low voltage op-amp implementations are described. 
Subsequently a design procedure for subthreshold op-amps, based on the 
equation set presented in chapter 2, is reported. A design example of a 
subthreshold op-amp with a 0.5 V supply voltage and measurement results of 
prototype chips fabricated in a 0.18 μm CMOS process are finally presented and 
discussed. 
4.2. Low-voltage, low-power CMOS op-amps 
The trend towards low voltage systems is pushing to use solutions such as 
charge-pumping techniques to boost on-chip voltage beyond VDD in order to bias 
analog sections. However, such techniques consume a significant amount of power 
and may lead to reliability problems in some cases. Several techniques allowing 
true low voltage operation without voltage boosting have been developed: the use 
of subthreshold operated devices, the use of the body terminal as a fourth control 
or signaling node and the use of circuit topologies avoiding stacked transistors. 
4.2.1. Bulk-driven MOSFETs 
In order to bias a MOSFET in the saturation region of strong inversion, in which 
VDSsat=VGS-Vth, the supply voltage must satisfy the following requirement [66], 
 DD GS DSsat thV V V V   . (4.1) 
78 
 
Furthermore, if the MOSFET is gate-driven, the supply voltage requirement 
becomes, 
 DD GS DSsat th signalV V V V V    . (4.2) 
Consequently, the threshold voltage requirement constraints signal swing, with 
regard to the Input Common Mode Range (ICMR), and, hence, the dynamic range. 
A widespread solution for low voltage analog design is the bulk-driven MOSFET, 
Fig. 1. The VGS is taken to a DC voltage >Vth to bias the device in strong inversion, 
the drain is connected normally and the signal is applied between the body and the 
source (vBS). As a result, the main advantage of bulk-driven MOSFET with respect 
to traditional gate-driven ones, is the possibility to achieve larger ICMRs, since 
strong inversion is ensured by VGS, whereas the signal is applied on vBS. 
Moreover, considering (2.10f) in TABLE 2.1, the gmb can be theoretically higher than 
gm if, 
 22 0.25 0.5 VBS FV     , (4.3) 
although this will exceedingly forward bias the body-source junction thus 
dissipating unacceptable current levels. One disadvantage of bulk-driven 
MOSFETs is their input capacitance. While for gate-driven transistors it is the Cgs or 
the series of Cgs and CD in strong and weak inversion, respectively, the input 
capacitance of bulk-driven ones is the parallel of the body-to-source and the 
body-to-substrate capacitances (i.e. Cbs+Cbsub). In [66] it has been demonstrated 
that the transition frequency (fTi) of gate-driven MOSFETs in strong inversion is 
twelve times larger than that of bulk-driven MOSFETs. 
In Fig. 4.2 it is shown the schematic of the bulk-driven op-amp proposed in [66]. 
The input stage consists of a bulk-driven differential pair, M1,2, that provides 
rail-to-rail ICMR. The emitter follower Q6 serves as a level-shifter between the input 
stage and the output stage. The output stage uses a NMOS driver, M7, loaded by 
the active current source, M12, to obtain a high PSRR. Rz and CC are the 
compensation elements for the Miller pole-splitting technique. The op-amp 
gain-bandwidth product (GBW) and the open-loop gain (Av0) are described by 
 
Fig. 4.1 – Cross section of a bulk-driven NMOS (p-well CMOS technology). 
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 12
mb
C
gGBW
C , (4.4) 
   7
1
0
2 4 7 12
mmb
v
ds ds ds ds
g g
A
g g g g
   . (4.5) 
The circuit has been implemented in a 2 μm CMOS technology. Bulk-driving 
allowed to bias the op-amp with a supply voltage as low as the MOSFET Vth (0.8 V) 
plus a VDSsat of 200 mV and a power dissipation of 300 μW. The op-amp achieved 
rail-to-rail ICMR and output swing. Measurements showed a phase margin of 57° 
and a unity-gain frequency of 1.3 MHz for a 22 pF load capacitance. 
4.2.2. Forward body bias 
For high-performance applications that require high bandwidth or sampling rate, 
MOSFETs are biased in the saturation region of strong inversion, i.e. 
VGS-Vth>0.2 V. Forward biasing of the body-source junction, usually applied in low 
voltage digital circuits, has been also applied in [68] to lower the MOSFET’s Vths 
within analog modules. In particular, a forward bias of 250 mV has been applied, 
which results in a reduction of the Vth by about 50 mV. The process used for 
fabrication is a triple well 0.18 m CMOS with standard 0.5 V- Vth devices. 
 
Fig. 4.2 – 1-V CMOS op-amp with bulk-driven differential pair. 
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An op-amp working with a 0.5 V VDD, exploiting forward body bias, has been 
proposed in [68]. Its circuit configuration is shown in Fig. 4.3. The two stages 
consist of two identical differential amplifiers cascaded. Considering the input 
stage, the differential pair M1A and M1B and the active loads M2A and M2B amplify 
the differential input voltage. Resistors R1A and R1B provide common-mode 
feedback through the active load. The bodies of M2A and M2B are connected to the 
gates to further reduce their Vth. Moreover, to lower the Vth of the input differential 
pair, the body of M1A and M1B is forward biased. 
The overall DC gain is, 
 10
1 2 3 4 1 41
m
v
ds ds ds ds m
gA
g g g g R g
      . (4.6) 
The op-amp is stabilized through the Miller capacitors CC and resistors RC across 
the second stage. The gain-bandwidth product is, 
 12
m
C
gGBW
C , (4.7) 
The circuit dissipates 75 μW and operates with VDD=0.5 V. The DC gain is 62 dB, 
the unity gain bandwidth and the phase margin are 10 MHz and 60° for a 20 pF 
load capacitance, respectively. 
4.2.3. Subthreshold operation 
The main drawback on implementing low voltage CMOS circuit is the threshold 
voltage. Under weak inversion, the signal swing is larger than in strong inversion  
due to the low VDS, but the frequency response is reduced due to the extremely low 
currents. Therefore, a tradeoff between speed and signal swing should be taken 
into account. 
In [67] an op-amp working with transistors operating in weak inversion is 
presented. The proposed configuration is an improved Miller OTA circuit using 
composite transistors. The structure of a NMOS composite transistor is shown in 
Fig. 4.4. From such scheme it follows that, 
  , -Da Db DSa GSa GSbI I V V V  . (4.8) 
Considering saturated MOSFETs in weak inversion, then VDSa is given by (4.9). 
 
Fig. 4.3 – Two-stage fully differential op-amp with forward body bias. 
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This expression is independent of the VGS of the transistor, it only depends on 
transistor aspect ratios and CMOS parameters. 
 
 
 ln 1 bDSa T a
W L
V V
W L
     
. (4.9) 
The schematic of the modified Miller OTA working with subthreshold operating 
MOSFETs is shown in Fig. 4.5. A bulk-driven differential pair allows further 
reduction of the supply voltage. Transistors Q3a-Q3b and Q4a-Q4b form composite 
transistors. They allow the differential active load and the common gate amplifier to 
be biased by the same potential. VDS3a and VDS4a are equal and constant. Therefore 
VDS1 and VDS2 will be equal and constant too, thus reducing significantly mismatch 
of the differential pair and, hence, the output offset voltage. The minimum VDD can 
be defined as, 
 min 1 5DD GS DSsatV V V  . (4.10) 
 
 
Fig. 4.4 – Composite transistor structure. 
 
Fig. 4.5 – Modified Miller OTA operating with transistors in weak inversion. 
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Thanks to the subthreshold operation, VGS1 is lower than Vth (for NMOS of the 
considered CMOS process, Vth =490 mV) 
Since the differential input pair is bulk-driven, the GBW can be approximated with 
(4.7), while the open loop gain is given by, 
    
1 6
0
4 9
6 7 2 4 9
4 4
mb m
v
ds ds
ds ds ds ds ds
mb ds
g gA
g gg g g g g
g g
      
. 
(4.11) 
Tests on silicon chips fabricated in a 0.35 μm CMOS process confirmed a VDDmin of 
0.6 V and a power consumption of just 550 nW. The measured open loop gain is 
69.4 dB, while the unit gain frequency and the phase margin, for a load 
capacitance of 15 pF, are 11.35 kHz and 65.1°, respectively. 
4.3. Design of ultra low-power, low-voltage subthreshold 
opamps 
Subthreshold operation promises several advantages in the field of ultra low power, 
low voltage op-amp design. Since it is not an issue that has been addressed in 
detail, in the following well-defined design guidelines to build energy efficient 
subthreshold op-amps are provided. 
As discussed in chapter 2, although MOSFETs stay in subthreshold region 
provided that VGS<VTH, a minimum VDS=3VT should be imposed for amplifier 
transistors in order to reduce the ID dependence on VDS. Also for subthreshold 
VDD
M3 M4
V+ V-
M2M1
Vb1 M5
RC CC
Vb2 M6
M7
VOUT
CL
 
Fig. 4.6 – Two-stage Miller compensated op-amp. 
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op-amps, two-stage topologies are therefore more suitable than single-stage 
cascode configurations aiming to reach sufficiently large DC gain and output swing 
values under very low-voltage supply conditions. 
4.3.1. Design guidelines 
The transistor-level configuration of the considered op-amp is shown in Fig. 4.6. It 
represents the well-established two-stage Miller-compensated op-amp in which no 
particular techniques exploiting the MOSFET body terminal [66-71] (such as bulk-
driven or body-bias) are employed. In the circuit, MOSFETs M1-5 and M6,7 are 
assumed to operate in subthreshold region and implement the first and the second 
amplifier stages, respectively. The capacitance CC and the resistance RC constitute 
the frequency compensation network required to achieve closed-loop stability of 
the amplifier. The design of the op-amp in the figure is a complex multidimensional 
problem in which several different constraints have to be taken into account. 
Aiming to help the designer in addressing this problem, a design procedure was 
developed to fix the sizes and bias currents of transistors, and the compensation 
network elements in order to reach the desired op-amp performance. Obviously the 
procedures assumes that fundamental design specifications regarding the open 
loop DC gain, the noise performance, the bandwidth, the slew rate and the open 
loop phase margin are given. In TABLE 4.1 the subthreshold parameters m and I0 in 
(2.3) are reported for both PMOS and NMOS of the CMOS process UMC 0.18 μm. 
TABLE 4.1 
NMOS AND PMOS SUBTHRESHOLD PARAMETERS (W/L = 10 μM/2 μM) 
 I0 m 
NMOS 288 nA 1.20 
PMOS 74 nA 1.35 
 
4.3.1.1. Open loop DC gain 
The procedure starts from the design constraint on the DC gain. Taking into 
account the expressions of gm and rd reported in TABLE 2.1, the DC gain of the 
two-stage op-amp under examination can be approximately written as follows: 
 
  
  
0 1 7 1 3 6 7
1
3 7 61
1 7 1 3 7 6
1 3 7 6
// //
1
1
V m m d d d d
D D DD
D D D D
A g g r r r r
m m m m m m
  
   

 
             
  
 
(4.12) 
where gmi, rdi, mi and λDi are the transconductance, drain-source resistance, 
subthreshold slope parameter and DIBL effect coefficient of the i-th transistor, 
respectively. Above equation relates the DC gain to the λD values of transistors 
M1-4, M6,7. Since λD values are related to transistor lengths (see Fig. 2.5), eq. (4.12)  
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can be used to estimate the minimum lengths of MOSFETs M1-4, M6,7 required to 
reach the desired DC gain.  
4.3.1.2. Noise performance 
Noise performance of the two-stage amplifier are related to the noise of single 
transistors within the circuit. For the cascade of gain stages, the most important 
contribution comes from the first stage. Indeed, assuming to represent the noise of 
each stage with an input referred generator, as shown in Fig. 4.8, the output noise 
power spectral density is, 
    2 2 2, 1 2 ,1 2 ,2 ,... ... ... kv out k v k v v kS A A A S A A S A S    , (4.13) 
referred to the input chain, it results, 
  1
,2 ,
, ,1 22
1 2 1
...
...
v v k
v in v
k
S S
S S
A A A A 
    . (4.14) 
Therefore, if the gain of the first stage is large enough the input referred noise 
power spectral density is mainly controlled by the first stage. 
The input referred noise of the differential stage of Fig. 4.3 can be derived as [44], 
 
1,2
2
3
, ,
1
2 1 mv in v in
m
gS S
g
         
, (4.15) 
 
In which, Sv,in1,2 is the input referred noise power spectral density of the differential 
pair transistors. Neglecting flicker noise contribution, according to (2.13) in weak 
inversion and (2.10a), the bias current of the transistors M1,2 of the differential pair 
(namely ID1,2) can be calculated as follows, to achieve the required input-referred 
noise power spectral density Svw,in: 
 
  22
1,2
,
4
1T NMOSD
vw in PMOS
mV mI
qS m
         
. (4.16) 
From (2.10a), above equation automatically also fixes the transconductance of the 
first amplifier stage (gm1). 
 
Fig. 4.8 – Noise in a cascade of gain stages. 
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Furthermore, by inverting (2.3), for VDS3VT,, the aspect ratio of M1,2 is then chosen 
in order to fix a suitable VGS which allows the transistor to operate in the 
subthreshold region:  
 
TH GS1,2
1,2 T
1,2
( )
D1,2
0
V V
m V
M
IW e
L I
     . (4.17) 
4.3.1.3. Speed and stability requirements 
Once gm1 is fixed, the compensation capacitance CC is set according to the 
following well-known equation in order to achieve the desired gain-bandwidth 
product (GBW): 
 1
2
m
C
gC
GBW  . (4.18) 
The bias current of M6,7 (ID6,7) is then set to impose the op-amp slew rate (SR). The 
SR depends on the slews of both the output node of the differential stage (SRINT) 
and the output node of the second stage (SREXT). Therefore the overall op-amp SR  
is given by the minimum between the internal slew rate and the external slew rate 
of the second amplifier stage [72]: 
   1,2 6,72min , min ,D DINT EXT
C L C
I I
SR SR SR
C C C
     
. (4.19) 
Clearly, if the value of ID1,2 chosen from (4.16) to meet the noise requirements is 
insufficient to achieve also the desired slew rate, according to (4.19), it has to be 
opportunely increased and the previous design steps have to be retraced. 
Alternatively, in a first design step, SREXT=SRINT=SR can be set, obtaining, 
 6,7 1,22 1 LD D
C
CI I
C
    
. (4.20) 
From (2.10a), the transconductance of the second amplifier stage (gm7) is 
automatically fixed once ID6,7 is fixed. Moreover, since ID6,7 is fixed, it is possible to 
find the M6,7 aspect ratio, similarly to relation (4.17). 
In Fig. 4.9 the small signal equivalent circuit of the two-stage amplifier considered 
is shown. The first stage is represented by the transconductance gm1 of the 
differential pair, the output resistance R1 is equal to the parallel of the drain 
 
Fig. 4.9 – Small signal equivalent circuit of a two-stage Miller amplifier. 
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resistances of NMOSs and PMOSs in the first stage and C1 is the output 
capacitance of such stage, i.e. the total parasitic capacitance at the output node of 
the first amplifier stage. gm2 and R2 are related to the common source stage, while 
CL is the load capacitance of the op-amp. 
Referring to the compensation network, it is known that the compensation capacitor 
(CC) alone provides pole-splitting, between the dominant pole and the 
non-dominant pole, and includes a zero in the right s-plane of the transfer function 
of the two-stage op-amp. The frequencies of the dominant pole, the second pole 
and the zero are [44], respectively, 
 1
02
m
fp
C v
gf
C A . (4.21) 
  21 12
m
sp
L C L
gf
C C C C C   . (4.22) 
 22
m
z
C
gf
C . (4.23) 
A zero in the right s-plane introduces a phase shift like a negative pole in the left 
s-plane, therefore it should be placed far away from the unity gain frequency of the 
amplifier. Considering as unity gain frequency the GBW=gm1/2πCC, the ratio 
between GBW and fz is equal to gm1/gm2. Therefore, the greater gm2 to gm1, farther 
will be the zero from the unity gain frequency. With saturated MOSFETs in strong 
inversion is difficult to achieve large differences between the two 
transconductances, gm changes with √ID and the aspect ratio. Differently, with 
subthreshold operating MOSFETs, as BJTs, gm is proportional to ID and, therefore, 
gm2 can be designed suitably higher than gm1. So, concerning stability issues, in 
weak inversion regime the frequency compensation by means only of the Miller 
compensation capacitor CC requires less effort compared with strong inversion 
operation. Notwithstanding, in the proposed guidelines the nulling resistor (RC) 
approach has been adopted in order to improve the amplifier GBW. 
The presence of RC modifies the zero in, 
  2
1
2 1z C m C
f
C g R  . (4.24) 
Standard nulling resistor approach sets RC=1/gm2 in (4.24) sending the zero to 
frequency , therefore without changing the amplifier bandwidth. In [72] a different 
technique is proposed, the zero is exploited in the left s-plane to compensate the 
second pole (4.22). Therefore the compensation sets the following condition, 
  2 22 1
m m
L C m C
g g
C C g R
  . (4.25) 
Accomplished (4.25), the frequency of the second pole becomes, 
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1
1
2sp C
f
R C , (4.26) 
that is higher than (4.22) and, hence, a greater unity gain frequency can be 
reached. Thus, according to the design strategy developed in [72] to maximize the 
bandwidth of two-stage op-amps, based on the relation (4.25), the optimal value of 
RC can be fixed. The nulling resistor is sized to stabilize the op-amp, by imposing 
the desired open-loop phase margin (M), as follows, 
  77 1 1
41 1 1
2 tan
m L
C
m m M
g CR
g g C 
      
 (4.27) 
As shown in the next section, the systematic design procedure introduced above is 
very useful aiming to achieve very low-voltage low-power op-amps working in 
subthreshold region. 
4.3.2. Two-stage op-amp design 
To demonstrate both the actual potential and the validity of the design procedure 
exposed in the previous paragraph, the two-stage op-amp of Fig. 4.6 was designed 
and fabricated in a commercial 0.18 μm CMOS technology by using a 0.5 V supply 
voltage. The transistor dimensions and the values of compensation network 
elements are shown in TABLE III. According to (4.16) the differential pair was biased 
with the ID1,2 reported in TABLE III, in order to have white noise levels comparable 
with the best low-power low-voltage solutions (see Table 4.3). Consequently, 
transistor aspect ratios, CC and RC were chosen according to the above mentioned 
design guidelines. 
TABLE 4.2 
MOSFET DIMENSIONS AND COMPENSATION NETWORK ELEMENTS 
M5 50 μm / 1 μm = (5 μm / 1 μm)  10 
M6 100 μm / 10.3 μm = (2.5 μm / 10.3 μm)  40 
M1,2 160 μm / 2 μm = (20 μm / 2 μm)  8 
M3,4 100 μm / 0.4 μm = (12.5 μm / 0.4 μm)  8 
M7 5.6 μm / 1 μm 
RC 1.1 MΩ 
CC 2.1 pF 
CL 30 pF 
ID1,2 17.5 nA 
ID6,7 110 nA 
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Fig. 4.10 – Chip photo indicating current reference and op-amp sections. 
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The chip photo and the corresponding layout, indicating the circuit subsections, are 
shown in Fig. 4.10 and 4.11, respectively. Area occupation is just 0.057 mm2. In 
the layout is also showed the current reference (similar to that presented in [74]) 
used to generate the bias currents ID1,2 and ID6,7 through current mirrors. 
4.4. Experimental results 
Current consumption and DC gain measurements were performed connecting the 
packaged samples to the parameter analyzer 4200-SCS Keithley by means of a 
test fixture. Noise measurements were performed by means of the National 
Instruments PXI-4472 dynamic signal acquisition module, equipped with anti-
aliasing filters. For the remaining measurements the high impedance probe 
Tektronix P6139A was used.  
Fig. 4.12 illustrates the measurement of the open-loop amplifier frequency 
response which shows DC gain, GBW and phase margin of 70 dB, 18 kHz and 55°, 
respectively. The measured transient response in unity-gain closed-loop 
configuration is reported in Fig. 4.13, and it is characterized by a slew rate (SR) of 
3 V/ms.  
The input-referred voltage noise frequency behavior has been measured by 
connecting the proposed operational amplifier as a unity gain buffer and amplifying 
its output through a low noise amplifier (TLC2201) in non inverting configuration, as 
shown in Fig. 4.14. Moreover, to reduce external noise contributions, the 
measurement setup has been shielded by a metal box and supplied with 6 V 
sealed lead acid batteries. To filter the noise fluctuations coming from the batteries 
VDDIBIAS, VDDOPAMP and V+ have been filtered by means of a low-pass filter (LPF), 
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Fig. 4.12 – Measured amplifier frequency response. 
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whose scheme is shown in Fig. 4.15. The potentiometer R* of each LPF has been 
adjusted to provide VDDIBIAS =1 V, VDDOPAMP =0.5 V and V+=250 mV.  
The measured input-referred voltage noise is shown in Fig. 4.16. As clear, the 
flicker noise contribution becomes significant below roughly 100 Hz. This low 
frequency corner is an additional advantage of subthreshold operation, since 1/f 
noise power is proportional to the square of the DC channel current, while the shot 
noise is proportional to the DC channel current. Indeed, in [66], where saturated 
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Fig. 4.13 – Measured step response of the amplifier in unity-gain closed-loop 
configuration. 
 
Fig. 4.14 – Noise measurement setup. 
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transistors are involved, the flicker noise affects the noise frequency response up 
to 1 MHz.  
TABLE 4.3 compares the main amplifier performance indicators with results from 
published low-voltage low-power op-amp designs. The “operation mode” in TABLE 
4.3 also highlights the operating region of the MOSFETs and the techniques used 
to implement the amplifiers (i.e. body-biasing and bulk-driving). 
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Fig. 4.16 – Measured input referred noise voltage ( nV Hz ). 
 
Fig. 4.15 –Low-pass filter for the generation of VDDIBIAS, VDDOPAMP and V+. 
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TABLE 4.3 
MEASURED OP-AMP PERFORMANCE AND COMPARISON WITH LOW-VOLTAGE LOW-POWER 
OP-AMPS PRESENTED IN THE LITERATURE 
 This work 
[68] 
(gate-input)
[66] [67] [70] [69] 
AV0 (dB) 70 62 49 69.4 69 79 
GBW (MHz) 0.018 10 1.3 0.011 2 0.006 
 (°) 55 60 57 65 57 62 
SR (V/μs) 0.003 2 1.6 0.015 0.5 ____ 
FOMGBW (MHzpF⁄μA) 3.6 1.33 0.09 0.18 1 0.14 
FOMSR (VpF 
⁄(μsμA)) 0.68 0.27 0.12 0.25 0.25 ____ 
Input referred noise 
voltage @ 1 kHz 
(nV Hz ) 
310 ____ 376 290 ____ ____ 
ITOT (μA) 0.15 150 300 0.9 40 0.5 
Supply voltage (V) 0.5 0.5 1 0.6 1 0.9 
Output swing (V) 0.30 ____ 0.95 0.50 0.80 0.88 
Power (μW) 0.075 75 300 0.54 40 0.45 
CL (pF) 30 20 22 15 20 12 
Area (mm2) 0.057 0.017 1.515 0.060 ____ 0.500 
Operation mode Subth. Sat., body-bias 
Sat., 
bulk-driven
Subth., 
bulk-driven
Subth., 
bulk-driven Subth. 
Technology (μm) 0.18 0.18 2 0.35 0.5 0.5 
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The op-amp exhibits the lowest supply voltage (along with [67]) and the lowest 
power consumption, which is almost one order of magnitude lower than the 
minimum values found in literature. ITOT shown in TABLE 4.3 refers to both the 
current injected in the op-amp stages and that flowing in the current mirrors for the 
Vb1,2 generation (see Fig. 4.6). Silicon area occupation is comparable to the other 
low-power solutions. It appears that the proposed solution is characterized by 
smaller GBW and SR values than some other amplifiers which, however, dissipate 
a significantly larger amount of power and/or drive smaller load capacitances. 
Therefore, to compare coherently the dynamic performances of the op-amps under 
examination, two well known figures of merit (FOMGBW and FOMSR ) are used, 
which also take into account the load capacitance and total current consumption 
(ITOT) [68], [73]: 
 
L
GBW
TOT
L
SR
TOT
GBW CFOM
I
SR CFOM
I


. (4.28) 
Interestingly, the proposed op-amp shows very significant improvements in both 
FOMGBW and FOMSR (TABLE 4.3) compared with other low-voltage, low-power 
amplifiers, allowing a more convenient trade-off between speed, power and load 
capacitance to be reached. Such remarkable efficiency improvement with respect 
to op-amps working in saturation is mainly owed to the different gm/ID behavior in 
the two operating regions. Finally, the input-referred voltage-noise measured at 
1 kHz is only 20 nV/Hz higher than the best result found at 1 kHz for ultra 
low-power opamps [67]. 
Thus subthreshold op-amp design allows a better trade-off among speed, low 
frequency noise levels and DC bias currents to be achieved compared with strong 
inversion. Moreover, the comparison with previously reported subthreshold 
op-amps evidences the effectiveness of the design procedure to fully exploit 
subthreshold conduction for op-amp design. 
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CONCLUSION 
This work covered several aspects of CMOS circuit design with MOSFETs biased 
in the subthreshold region. Attention was focused on the design of basic blocks 
such as voltage references and operational amplifiers that are to be found in nearly 
all analog sections of integrated circuits. In particular, new circuit configurations 
and new design methodologies were proposed in order to extremely reduce power 
consumption and to enable such analog subsystems to be operated at ultra low 
supply voltages. 
At first, the motivations for innovative design approaches in emerging 
energy-constrained applications were presented. Therefore, subthreshold regime 
was considered in the design of the analog subsections. The I-V characteristic was 
deeply examined and small signal equivalent circuit parameters were extracted.  
Subsequently, exploiting the relations and considerations discussed above, ultra 
low voltage, extremely low power voltage reference circuits fabricated in the UMC 
0.18 μm CMOS process, were presented. The new circuit configurations work with 
all transistors in subthreshold region, thus allowing a remarkable reduction of 
minimum supply voltage and power consumption. Indeed, the proposed solutions 
represent a significant advance in low-power low-voltage reference circuit design: 
in one of the three configurations the power dissipation is just 2.6 nW, which is one 
order of magnitude lower than that of the best results found in literature, and its 
minimum supply voltage for correct operation falls to 0.45 V. However, power 
consumption and minimum supply voltage of the other two solutions remain well 
below 30 nW and 0.7 V, respectively. In addition, a temperature compensation 
technique in subthreshold-operated voltage reference circuits were presented and 
employed in the three circuit architectures. Moreover, the accuracy of the circuits 
were improved against supply voltage variations too, thus obtaining a line 
sensitivity as low as 0.065 %/V. 
Subsequently, a design methodology for ultra low voltage, low power subthreshold 
op-amp was presented. To demonstrate the potential of subthreshold op-amps, a 
two-stage Miller-compensated amplifier was fabricated in a commercial 0.18 μm 
CMOS technology. The designed op-amp is supplied with 0.5 V and dissipates just 
75 nW. It achieves a DC open loop gain of 70 dB and a GBW of 18 kHz with a 30 
pF load capacitance while the phase margin is 55°. From a comparative analysis 
with the best low-power, low-voltage solutions found in literature, the proposed one 
shows the highest values of figures of merit which take into account speed, power 
consumption and load capacitance (FOMGBW and FOMSR).  
The whole study demonstrates that well-designed analog modules operating in 
subthreshold regime represent very efficient solutions to be included in modern 
energy-constrained electronics systems, such as in portable biomedical 
applications or wireless sensor nodes. 
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